Compact modeling of BTI for circuit reliability analysis

Ketul B. Sutaria, Jyothi B. Velamala, Athul Ramkumar, Yu Cao

Research output: Chapter in Book/Report/Conference proceedingChapter

7 Citations (Scopus)

Abstract

The aging process due to Bias Temperature Instability (BTI) is a key limiting factor of circuit lifetime in contemporary CMOS design. Threshold voltage shift induced by BTI is a strong function of stress voltage and temperature.Furthermore, BTI consists of both stress and recovery phases, depending on the dynamic stress conditions. This behavior poses a unique challenge for long-term aging prediction for a wide range of stress patterns encountered in today's circuits.Traditional approaches usually resort to an average, constant stress waveform to simplify the lifetime prediction. They are efficient, but fail to capture the reality of circuit operation, especially under Dynamic Voltage Scaling (DVS) or in analog/mixed signal designs where the stress waveform is much more random. In this chapter, we present a suite of modeling solutions that enable aging simulation under all dynamic stress conditions. The key innovation of this chapter is to develop compact models of BTI when the stress voltage is varying. The results cover the underlying physics of two leading mechanisms, Reaction-Diffusion (R-D) and Trapping/Detrapping (T-D). Moreover, silicon validation of these models is performed at 45 and 65 nm technology nodes, at both device and circuit levels. Leveraging the newly developed BTI models under DVS and random input waveforms, efficient aging simulation is demonstrated in representative digital and analog circuits. Our proposed work provides a general and comprehensive solution to circuit aging analysis under random stress patterns.

Original languageEnglish (US)
Title of host publicationCircuit Design for Reliability
PublisherSpringer New York
Pages93-119
Number of pages27
ISBN (Print)9781461440789, 9781461440772
DOIs
StatePublished - Jan 1 2015

Fingerprint

Reliability analysis
Networks (circuits)
Aging of materials
Temperature
Digital circuits
Analog circuits
Electric potential
Threshold voltage
Physics
Innovation
Recovery
Silicon

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Sutaria, K. B., Velamala, J. B., Ramkumar, A., & Cao, Y. (2015). Compact modeling of BTI for circuit reliability analysis. In Circuit Design for Reliability (pp. 93-119). Springer New York. https://doi.org/10.1007/978-1-4614-4078-9_6

Compact modeling of BTI for circuit reliability analysis. / Sutaria, Ketul B.; Velamala, Jyothi B.; Ramkumar, Athul; Cao, Yu.

Circuit Design for Reliability. Springer New York, 2015. p. 93-119.

Research output: Chapter in Book/Report/Conference proceedingChapter

Sutaria, KB, Velamala, JB, Ramkumar, A & Cao, Y 2015, Compact modeling of BTI for circuit reliability analysis. in Circuit Design for Reliability. Springer New York, pp. 93-119. https://doi.org/10.1007/978-1-4614-4078-9_6
Sutaria KB, Velamala JB, Ramkumar A, Cao Y. Compact modeling of BTI for circuit reliability analysis. In Circuit Design for Reliability. Springer New York. 2015. p. 93-119 https://doi.org/10.1007/978-1-4614-4078-9_6
Sutaria, Ketul B. ; Velamala, Jyothi B. ; Ramkumar, Athul ; Cao, Yu. / Compact modeling of BTI for circuit reliability analysis. Circuit Design for Reliability. Springer New York, 2015. pp. 93-119
@inbook{eed81e1b48694c3a9e5d1c6203543f86,
title = "Compact modeling of BTI for circuit reliability analysis",
abstract = "The aging process due to Bias Temperature Instability (BTI) is a key limiting factor of circuit lifetime in contemporary CMOS design. Threshold voltage shift induced by BTI is a strong function of stress voltage and temperature.Furthermore, BTI consists of both stress and recovery phases, depending on the dynamic stress conditions. This behavior poses a unique challenge for long-term aging prediction for a wide range of stress patterns encountered in today's circuits.Traditional approaches usually resort to an average, constant stress waveform to simplify the lifetime prediction. They are efficient, but fail to capture the reality of circuit operation, especially under Dynamic Voltage Scaling (DVS) or in analog/mixed signal designs where the stress waveform is much more random. In this chapter, we present a suite of modeling solutions that enable aging simulation under all dynamic stress conditions. The key innovation of this chapter is to develop compact models of BTI when the stress voltage is varying. The results cover the underlying physics of two leading mechanisms, Reaction-Diffusion (R-D) and Trapping/Detrapping (T-D). Moreover, silicon validation of these models is performed at 45 and 65 nm technology nodes, at both device and circuit levels. Leveraging the newly developed BTI models under DVS and random input waveforms, efficient aging simulation is demonstrated in representative digital and analog circuits. Our proposed work provides a general and comprehensive solution to circuit aging analysis under random stress patterns.",
author = "Sutaria, {Ketul B.} and Velamala, {Jyothi B.} and Athul Ramkumar and Yu Cao",
year = "2015",
month = "1",
day = "1",
doi = "10.1007/978-1-4614-4078-9_6",
language = "English (US)",
isbn = "9781461440789",
pages = "93--119",
booktitle = "Circuit Design for Reliability",
publisher = "Springer New York",

}

TY - CHAP

T1 - Compact modeling of BTI for circuit reliability analysis

AU - Sutaria, Ketul B.

AU - Velamala, Jyothi B.

AU - Ramkumar, Athul

AU - Cao, Yu

PY - 2015/1/1

Y1 - 2015/1/1

N2 - The aging process due to Bias Temperature Instability (BTI) is a key limiting factor of circuit lifetime in contemporary CMOS design. Threshold voltage shift induced by BTI is a strong function of stress voltage and temperature.Furthermore, BTI consists of both stress and recovery phases, depending on the dynamic stress conditions. This behavior poses a unique challenge for long-term aging prediction for a wide range of stress patterns encountered in today's circuits.Traditional approaches usually resort to an average, constant stress waveform to simplify the lifetime prediction. They are efficient, but fail to capture the reality of circuit operation, especially under Dynamic Voltage Scaling (DVS) or in analog/mixed signal designs where the stress waveform is much more random. In this chapter, we present a suite of modeling solutions that enable aging simulation under all dynamic stress conditions. The key innovation of this chapter is to develop compact models of BTI when the stress voltage is varying. The results cover the underlying physics of two leading mechanisms, Reaction-Diffusion (R-D) and Trapping/Detrapping (T-D). Moreover, silicon validation of these models is performed at 45 and 65 nm technology nodes, at both device and circuit levels. Leveraging the newly developed BTI models under DVS and random input waveforms, efficient aging simulation is demonstrated in representative digital and analog circuits. Our proposed work provides a general and comprehensive solution to circuit aging analysis under random stress patterns.

AB - The aging process due to Bias Temperature Instability (BTI) is a key limiting factor of circuit lifetime in contemporary CMOS design. Threshold voltage shift induced by BTI is a strong function of stress voltage and temperature.Furthermore, BTI consists of both stress and recovery phases, depending on the dynamic stress conditions. This behavior poses a unique challenge for long-term aging prediction for a wide range of stress patterns encountered in today's circuits.Traditional approaches usually resort to an average, constant stress waveform to simplify the lifetime prediction. They are efficient, but fail to capture the reality of circuit operation, especially under Dynamic Voltage Scaling (DVS) or in analog/mixed signal designs where the stress waveform is much more random. In this chapter, we present a suite of modeling solutions that enable aging simulation under all dynamic stress conditions. The key innovation of this chapter is to develop compact models of BTI when the stress voltage is varying. The results cover the underlying physics of two leading mechanisms, Reaction-Diffusion (R-D) and Trapping/Detrapping (T-D). Moreover, silicon validation of these models is performed at 45 and 65 nm technology nodes, at both device and circuit levels. Leveraging the newly developed BTI models under DVS and random input waveforms, efficient aging simulation is demonstrated in representative digital and analog circuits. Our proposed work provides a general and comprehensive solution to circuit aging analysis under random stress patterns.

UR - http://www.scopus.com/inward/record.url?scp=84929200923&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84929200923&partnerID=8YFLogxK

U2 - 10.1007/978-1-4614-4078-9_6

DO - 10.1007/978-1-4614-4078-9_6

M3 - Chapter

AN - SCOPUS:84929200923

SN - 9781461440789

SN - 9781461440772

SP - 93

EP - 119

BT - Circuit Design for Reliability

PB - Springer New York

ER -