Compact modeling of BTI for circuit reliability analysis

Ketul B. Sutaria, Jyothi B. Velamala, Athul Ramkumar, Yu Cao

Research output: Chapter in Book/Report/Conference proceedingChapter

7 Scopus citations

Abstract

The aging process due to Bias Temperature Instability (BTI) is a key limiting factor of circuit lifetime in contemporary CMOS design. Threshold voltage shift induced by BTI is a strong function of stress voltage and temperature.Furthermore, BTI consists of both stress and recovery phases, depending on the dynamic stress conditions. This behavior poses a unique challenge for long-term aging prediction for a wide range of stress patterns encountered in today's circuits.Traditional approaches usually resort to an average, constant stress waveform to simplify the lifetime prediction. They are efficient, but fail to capture the reality of circuit operation, especially under Dynamic Voltage Scaling (DVS) or in analog/mixed signal designs where the stress waveform is much more random. In this chapter, we present a suite of modeling solutions that enable aging simulation under all dynamic stress conditions. The key innovation of this chapter is to develop compact models of BTI when the stress voltage is varying. The results cover the underlying physics of two leading mechanisms, Reaction-Diffusion (R-D) and Trapping/Detrapping (T-D). Moreover, silicon validation of these models is performed at 45 and 65 nm technology nodes, at both device and circuit levels. Leveraging the newly developed BTI models under DVS and random input waveforms, efficient aging simulation is demonstrated in representative digital and analog circuits. Our proposed work provides a general and comprehensive solution to circuit aging analysis under random stress patterns.

Original languageEnglish (US)
Title of host publicationCircuit Design for Reliability
PublisherSpringer New York
Pages93-119
Number of pages27
ISBN (Print)9781461440789, 9781461440772
DOIs
StatePublished - Jan 1 2015

    Fingerprint

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Sutaria, K. B., Velamala, J. B., Ramkumar, A., & Cao, Y. (2015). Compact modeling of BTI for circuit reliability analysis. In Circuit Design for Reliability (pp. 93-119). Springer New York. https://doi.org/10.1007/978-1-4614-4078-9_6