Compact modeling for NBTI and CHC effects

Wenping Wang, Vijay Reddy, Srikanth Krishnan, Yu Cao

Research output: Chapter in Book/Report/Conference proceedingChapter

1 Citation (Scopus)

Abstract

Negative Bias Temperature Instability (NBTI) and Channel Hot Carrier (CHC), which is also called Hot Carrier Injection (HCI), are the leading reliability concerns for nanoscale transistors. The de facto modeling method to analyze CHC is based on substrate current (Isub), which becomes increasingly problematic with technology scaling as various leakage components dominate Isub. In this work, we present a unified approach that directly predicts the change of key transistor parameters under various process and design conditions, for both NBTI and CHC effects. Using the general reaction-diffusion model and the concept of surface potential, the proposed method continuously captures the performance degradation across subthreshold and strong inversion regions. Models are comprehensively verified with an industrial 65nm technology. By benchmarking the prediction of circuit performance degradation with measured ring oscillator data and simulations of an amplifier, we demonstrate that the proposed method predicts the degradation very well. For 65nm technology, NBTI is the dominant reliability concern and the impact of CHC on circuit performance is relatively small.

Original languageEnglish (US)
Title of host publicationRecent Topics on Modeling of Semiconductor Processes, Devices, and Circuits
PublisherBentham Science Publishers Ltd.
Pages40-60
Number of pages21
ISBN (Print)9781608056958
DOIs
StatePublished - 2011

Fingerprint

Hot carriers
Degradation
Transistors
Networks (circuits)
Surface potential
Benchmarking
Negative bias temperature instability
Substrates

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Wang, W., Reddy, V., Krishnan, S., & Cao, Y. (2011). Compact modeling for NBTI and CHC effects. In Recent Topics on Modeling of Semiconductor Processes, Devices, and Circuits (pp. 40-60). Bentham Science Publishers Ltd.. https://doi.org/10.2174/9781608050741111010140

Compact modeling for NBTI and CHC effects. / Wang, Wenping; Reddy, Vijay; Krishnan, Srikanth; Cao, Yu.

Recent Topics on Modeling of Semiconductor Processes, Devices, and Circuits. Bentham Science Publishers Ltd., 2011. p. 40-60.

Research output: Chapter in Book/Report/Conference proceedingChapter

Wang, W, Reddy, V, Krishnan, S & Cao, Y 2011, Compact modeling for NBTI and CHC effects. in Recent Topics on Modeling of Semiconductor Processes, Devices, and Circuits. Bentham Science Publishers Ltd., pp. 40-60. https://doi.org/10.2174/9781608050741111010140
Wang W, Reddy V, Krishnan S, Cao Y. Compact modeling for NBTI and CHC effects. In Recent Topics on Modeling of Semiconductor Processes, Devices, and Circuits. Bentham Science Publishers Ltd. 2011. p. 40-60 https://doi.org/10.2174/9781608050741111010140
Wang, Wenping ; Reddy, Vijay ; Krishnan, Srikanth ; Cao, Yu. / Compact modeling for NBTI and CHC effects. Recent Topics on Modeling of Semiconductor Processes, Devices, and Circuits. Bentham Science Publishers Ltd., 2011. pp. 40-60
@inbook{2f25f6f0b165497e92c99eb0a6b768b5,
title = "Compact modeling for NBTI and CHC effects",
abstract = "Negative Bias Temperature Instability (NBTI) and Channel Hot Carrier (CHC), which is also called Hot Carrier Injection (HCI), are the leading reliability concerns for nanoscale transistors. The de facto modeling method to analyze CHC is based on substrate current (Isub), which becomes increasingly problematic with technology scaling as various leakage components dominate Isub. In this work, we present a unified approach that directly predicts the change of key transistor parameters under various process and design conditions, for both NBTI and CHC effects. Using the general reaction-diffusion model and the concept of surface potential, the proposed method continuously captures the performance degradation across subthreshold and strong inversion regions. Models are comprehensively verified with an industrial 65nm technology. By benchmarking the prediction of circuit performance degradation with measured ring oscillator data and simulations of an amplifier, we demonstrate that the proposed method predicts the degradation very well. For 65nm technology, NBTI is the dominant reliability concern and the impact of CHC on circuit performance is relatively small.",
author = "Wenping Wang and Vijay Reddy and Srikanth Krishnan and Yu Cao",
year = "2011",
doi = "10.2174/9781608050741111010140",
language = "English (US)",
isbn = "9781608056958",
pages = "40--60",
booktitle = "Recent Topics on Modeling of Semiconductor Processes, Devices, and Circuits",
publisher = "Bentham Science Publishers Ltd.",

}

TY - CHAP

T1 - Compact modeling for NBTI and CHC effects

AU - Wang, Wenping

AU - Reddy, Vijay

AU - Krishnan, Srikanth

AU - Cao, Yu

PY - 2011

Y1 - 2011

N2 - Negative Bias Temperature Instability (NBTI) and Channel Hot Carrier (CHC), which is also called Hot Carrier Injection (HCI), are the leading reliability concerns for nanoscale transistors. The de facto modeling method to analyze CHC is based on substrate current (Isub), which becomes increasingly problematic with technology scaling as various leakage components dominate Isub. In this work, we present a unified approach that directly predicts the change of key transistor parameters under various process and design conditions, for both NBTI and CHC effects. Using the general reaction-diffusion model and the concept of surface potential, the proposed method continuously captures the performance degradation across subthreshold and strong inversion regions. Models are comprehensively verified with an industrial 65nm technology. By benchmarking the prediction of circuit performance degradation with measured ring oscillator data and simulations of an amplifier, we demonstrate that the proposed method predicts the degradation very well. For 65nm technology, NBTI is the dominant reliability concern and the impact of CHC on circuit performance is relatively small.

AB - Negative Bias Temperature Instability (NBTI) and Channel Hot Carrier (CHC), which is also called Hot Carrier Injection (HCI), are the leading reliability concerns for nanoscale transistors. The de facto modeling method to analyze CHC is based on substrate current (Isub), which becomes increasingly problematic with technology scaling as various leakage components dominate Isub. In this work, we present a unified approach that directly predicts the change of key transistor parameters under various process and design conditions, for both NBTI and CHC effects. Using the general reaction-diffusion model and the concept of surface potential, the proposed method continuously captures the performance degradation across subthreshold and strong inversion regions. Models are comprehensively verified with an industrial 65nm technology. By benchmarking the prediction of circuit performance degradation with measured ring oscillator data and simulations of an amplifier, we demonstrate that the proposed method predicts the degradation very well. For 65nm technology, NBTI is the dominant reliability concern and the impact of CHC on circuit performance is relatively small.

UR - http://www.scopus.com/inward/record.url?scp=84875093757&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84875093757&partnerID=8YFLogxK

U2 - 10.2174/9781608050741111010140

DO - 10.2174/9781608050741111010140

M3 - Chapter

AN - SCOPUS:84875093757

SN - 9781608056958

SP - 40

EP - 60

BT - Recent Topics on Modeling of Semiconductor Processes, Devices, and Circuits

PB - Bentham Science Publishers Ltd.

ER -