Skip to main navigation
Skip to search
Skip to main content
Arizona State University Home
Home
Profiles
Departments and Centers
Scholarly Works
Activities
Equipment
Grants
Datasets
Prizes
Search by expertise, name or affiliation
Combinational Equivalence Checking for Threshold Logic Circuits
Sarma Vrudhula
(Inventor)
Arizona State University
Research output
:
Patent
Overview
Fingerprint
Fingerprint
Dive into the research topics of 'Combinational Equivalence Checking for Threshold Logic Circuits'. Together they form a unique fingerprint.
Sort by
Weight
Alphabetically
Engineering & Materials Science
Threshold logic
100%
Logic circuits
76%
Networks (circuits)
29%
Single electron transistors
21%
Resonant tunneling diodes
21%
Polynomials
20%
Cellular automata
14%
Computer aided design
11%
Automation
10%
Availability
9%
Industry
5%