Cluster extraction for hybrid FPGA architecture in computation intensive applications

A. Akoglu, Aravind R. Dasu, Sethuraman Panchanathan

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper presents experimental results on extraction of common tasks or core clusters in Control Data Flow Graphs (CDFGs) of applications, to embed them in Hybrid-FPGA environment. After removing common sub-graphs from the CDFG, remaining computations are then implemented on LUT based reconfigurable area. A new LUT based packing mechanism using live-in live-out variable analysis and scheduling information is introduced as part of routing architecture design methodology [1]. We conducted experiments on MPEG-4, Gnu Scientific, Biochemical and Molecular modeling libraries. Map report based on Spartan 2E architecture was obtained. Results show that partial reconfiguration with the use of computation cores embedded in a sea of LUTs offer the potential for massive savings in gate density and switching requirements by eliminating the need for unnecessary and redundant sub-circuit pattern configurations.

Original languageEnglish (US)
Title of host publicationProceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA'04
EditorsT.P. Plaks
Number of pages1
StatePublished - Dec 1 2004
EventProceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA'04 - Las Vegas, NV, United States
Duration: Jun 21 2004Jun 24 2004

Publication series

NameProceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA'04

Other

OtherProceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA'04
CountryUnited States
CityLas Vegas, NV
Period6/21/046/24/04

Keywords

  • Common subgraph
  • Hybrid fpga
  • Packing

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint Dive into the research topics of 'Cluster extraction for hybrid FPGA architecture in computation intensive applications'. Together they form a unique fingerprint.

  • Cite this

    Akoglu, A., Dasu, A. R., & Panchanathan, S. (2004). Cluster extraction for hybrid FPGA architecture in computation intensive applications. In T. P. Plaks (Ed.), Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA'04 (Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA'04).