Circuit-level modeling for concurrent testing of operational defects due to gate oxide breakdown

Jonathan R. Carter, Sule Ozev, Daniel J. Sorin

Research output: Chapter in Book/Report/Conference proceedingConference contribution

14 Citations (Scopus)

Abstract

As device sizes shrink and current densities increase, the probability of device failures due to gate oxide breakdown (OBD) also increases. To provide designs that are tolerant to such failures, we must investigate and understand the manifestations of this physical phenomenon at the circuit and system level. In this paper, we develop a model for operational OBD defects, and we explore how to test for faults due to OBD. For a NAND gate, we derive the necessary input conditions that excite and detect errors due to OBD defects at the gate level. We show that traditional pattern generators fail to exercise all of these defects. Finally, we show that these test patterns can be propagated and justified for a combinational circuit in a manner similar to traditional ATPG.

Original languageEnglish (US)
Title of host publicationProceedings -Design, Automation and Test in Europe, DATE '05
Pages300-305
Number of pages6
VolumeI
DOIs
StatePublished - 2005
Externally publishedYes
EventDesign, Automation and Test in Europe, DATE '05 - Munich, Germany
Duration: Mar 7 2005Mar 11 2005

Other

OtherDesign, Automation and Test in Europe, DATE '05
CountryGermany
CityMunich
Period3/7/053/11/05

Fingerprint

Defects
Oxides
Networks (circuits)
Testing
Combinatorial circuits
Current density

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Carter, J. R., Ozev, S., & Sorin, D. J. (2005). Circuit-level modeling for concurrent testing of operational defects due to gate oxide breakdown. In Proceedings -Design, Automation and Test in Europe, DATE '05 (Vol. I, pp. 300-305). [1395575] https://doi.org/10.1109/DATE.2005.94

Circuit-level modeling for concurrent testing of operational defects due to gate oxide breakdown. / Carter, Jonathan R.; Ozev, Sule; Sorin, Daniel J.

Proceedings -Design, Automation and Test in Europe, DATE '05. Vol. I 2005. p. 300-305 1395575.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Carter, JR, Ozev, S & Sorin, DJ 2005, Circuit-level modeling for concurrent testing of operational defects due to gate oxide breakdown. in Proceedings -Design, Automation and Test in Europe, DATE '05. vol. I, 1395575, pp. 300-305, Design, Automation and Test in Europe, DATE '05, Munich, Germany, 3/7/05. https://doi.org/10.1109/DATE.2005.94
Carter JR, Ozev S, Sorin DJ. Circuit-level modeling for concurrent testing of operational defects due to gate oxide breakdown. In Proceedings -Design, Automation and Test in Europe, DATE '05. Vol. I. 2005. p. 300-305. 1395575 https://doi.org/10.1109/DATE.2005.94
Carter, Jonathan R. ; Ozev, Sule ; Sorin, Daniel J. / Circuit-level modeling for concurrent testing of operational defects due to gate oxide breakdown. Proceedings -Design, Automation and Test in Europe, DATE '05. Vol. I 2005. pp. 300-305
@inproceedings{002a9863a85e48769e10706704b12b80,
title = "Circuit-level modeling for concurrent testing of operational defects due to gate oxide breakdown",
abstract = "As device sizes shrink and current densities increase, the probability of device failures due to gate oxide breakdown (OBD) also increases. To provide designs that are tolerant to such failures, we must investigate and understand the manifestations of this physical phenomenon at the circuit and system level. In this paper, we develop a model for operational OBD defects, and we explore how to test for faults due to OBD. For a NAND gate, we derive the necessary input conditions that excite and detect errors due to OBD defects at the gate level. We show that traditional pattern generators fail to exercise all of these defects. Finally, we show that these test patterns can be propagated and justified for a combinational circuit in a manner similar to traditional ATPG.",
author = "Carter, {Jonathan R.} and Sule Ozev and Sorin, {Daniel J.}",
year = "2005",
doi = "10.1109/DATE.2005.94",
language = "English (US)",
isbn = "0769522882",
volume = "I",
pages = "300--305",
booktitle = "Proceedings -Design, Automation and Test in Europe, DATE '05",

}

TY - GEN

T1 - Circuit-level modeling for concurrent testing of operational defects due to gate oxide breakdown

AU - Carter, Jonathan R.

AU - Ozev, Sule

AU - Sorin, Daniel J.

PY - 2005

Y1 - 2005

N2 - As device sizes shrink and current densities increase, the probability of device failures due to gate oxide breakdown (OBD) also increases. To provide designs that are tolerant to such failures, we must investigate and understand the manifestations of this physical phenomenon at the circuit and system level. In this paper, we develop a model for operational OBD defects, and we explore how to test for faults due to OBD. For a NAND gate, we derive the necessary input conditions that excite and detect errors due to OBD defects at the gate level. We show that traditional pattern generators fail to exercise all of these defects. Finally, we show that these test patterns can be propagated and justified for a combinational circuit in a manner similar to traditional ATPG.

AB - As device sizes shrink and current densities increase, the probability of device failures due to gate oxide breakdown (OBD) also increases. To provide designs that are tolerant to such failures, we must investigate and understand the manifestations of this physical phenomenon at the circuit and system level. In this paper, we develop a model for operational OBD defects, and we explore how to test for faults due to OBD. For a NAND gate, we derive the necessary input conditions that excite and detect errors due to OBD defects at the gate level. We show that traditional pattern generators fail to exercise all of these defects. Finally, we show that these test patterns can be propagated and justified for a combinational circuit in a manner similar to traditional ATPG.

UR - http://www.scopus.com/inward/record.url?scp=33646899067&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33646899067&partnerID=8YFLogxK

U2 - 10.1109/DATE.2005.94

DO - 10.1109/DATE.2005.94

M3 - Conference contribution

AN - SCOPUS:33646899067

SN - 0769522882

SN - 9780769522883

VL - I

SP - 300

EP - 305

BT - Proceedings -Design, Automation and Test in Europe, DATE '05

ER -