Characterization and debug of reverse-body bias low-power modes

Lawrence T. Clark, David W. McCarroll, Edward J. Bawolek

Research output: Contribution to journalArticle

5 Citations (Scopus)

Abstract

The relevant physics, the approaches to RBB debug and characterization that the authors expect to be applicable to processes beyond the 130 nm technology node, and the insights gained from our experience in debugging multiple RBB-equipped devices on different processes has been reported. Gate-induced drain leakage (GIDL) at the gate-drain edge is important at low current levels and high applied voltages. Transistor scaling requires increasingly steep halo doping profiles to control DIBL. These increase band-to-band (Zener) tunneling currents at the drain-to-channel edge, particularly as the drain-to-bulk bias is increased. Scan is very useful in this characterization but is limited by the difficulty of achieving complete coverage. Modern design projects employ a large array of tools to prevent incorporation of bugs into the design. Application of these techniques enables identification and correction of design errors on circuits using present-day process technology.

Original languageEnglish (US)
Pages (from-to)13-21
Number of pages9
JournalElectronic Device Failure Analysis
Volume6
Issue number1
StatePublished - Feb 2004

Fingerprint

Transistors
Physics
Doping (additives)
Networks (circuits)
Electric potential

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Safety, Risk, Reliability and Quality

Cite this

Clark, L. T., McCarroll, D. W., & Bawolek, E. J. (2004). Characterization and debug of reverse-body bias low-power modes. Electronic Device Failure Analysis, 6(1), 13-21.

Characterization and debug of reverse-body bias low-power modes. / Clark, Lawrence T.; McCarroll, David W.; Bawolek, Edward J.

In: Electronic Device Failure Analysis, Vol. 6, No. 1, 02.2004, p. 13-21.

Research output: Contribution to journalArticle

Clark, LT, McCarroll, DW & Bawolek, EJ 2004, 'Characterization and debug of reverse-body bias low-power modes', Electronic Device Failure Analysis, vol. 6, no. 1, pp. 13-21.
Clark, Lawrence T. ; McCarroll, David W. ; Bawolek, Edward J. / Characterization and debug of reverse-body bias low-power modes. In: Electronic Device Failure Analysis. 2004 ; Vol. 6, No. 1. pp. 13-21.
@article{2864bdc87a884a478617e68981a39fbc,
title = "Characterization and debug of reverse-body bias low-power modes",
abstract = "The relevant physics, the approaches to RBB debug and characterization that the authors expect to be applicable to processes beyond the 130 nm technology node, and the insights gained from our experience in debugging multiple RBB-equipped devices on different processes has been reported. Gate-induced drain leakage (GIDL) at the gate-drain edge is important at low current levels and high applied voltages. Transistor scaling requires increasingly steep halo doping profiles to control DIBL. These increase band-to-band (Zener) tunneling currents at the drain-to-channel edge, particularly as the drain-to-bulk bias is increased. Scan is very useful in this characterization but is limited by the difficulty of achieving complete coverage. Modern design projects employ a large array of tools to prevent incorporation of bugs into the design. Application of these techniques enables identification and correction of design errors on circuits using present-day process technology.",
author = "Clark, {Lawrence T.} and McCarroll, {David W.} and Bawolek, {Edward J.}",
year = "2004",
month = "2",
language = "English (US)",
volume = "6",
pages = "13--21",
journal = "Electronic Device Failure Analysis",
issn = "1537-0755",
publisher = "ASM International",
number = "1",

}

TY - JOUR

T1 - Characterization and debug of reverse-body bias low-power modes

AU - Clark, Lawrence T.

AU - McCarroll, David W.

AU - Bawolek, Edward J.

PY - 2004/2

Y1 - 2004/2

N2 - The relevant physics, the approaches to RBB debug and characterization that the authors expect to be applicable to processes beyond the 130 nm technology node, and the insights gained from our experience in debugging multiple RBB-equipped devices on different processes has been reported. Gate-induced drain leakage (GIDL) at the gate-drain edge is important at low current levels and high applied voltages. Transistor scaling requires increasingly steep halo doping profiles to control DIBL. These increase band-to-band (Zener) tunneling currents at the drain-to-channel edge, particularly as the drain-to-bulk bias is increased. Scan is very useful in this characterization but is limited by the difficulty of achieving complete coverage. Modern design projects employ a large array of tools to prevent incorporation of bugs into the design. Application of these techniques enables identification and correction of design errors on circuits using present-day process technology.

AB - The relevant physics, the approaches to RBB debug and characterization that the authors expect to be applicable to processes beyond the 130 nm technology node, and the insights gained from our experience in debugging multiple RBB-equipped devices on different processes has been reported. Gate-induced drain leakage (GIDL) at the gate-drain edge is important at low current levels and high applied voltages. Transistor scaling requires increasingly steep halo doping profiles to control DIBL. These increase band-to-band (Zener) tunneling currents at the drain-to-channel edge, particularly as the drain-to-bulk bias is increased. Scan is very useful in this characterization but is limited by the difficulty of achieving complete coverage. Modern design projects employ a large array of tools to prevent incorporation of bugs into the design. Application of these techniques enables identification and correction of design errors on circuits using present-day process technology.

UR - http://www.scopus.com/inward/record.url?scp=4544356232&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=4544356232&partnerID=8YFLogxK

M3 - Article

VL - 6

SP - 13

EP - 21

JO - Electronic Device Failure Analysis

JF - Electronic Device Failure Analysis

SN - 1537-0755

IS - 1

ER -