Cache vulnerability equations for protecting data in embedded processor caches from soft errors

Aviral Shrivastava, Jongeun Lee, Reiley Jeyapaul

Research output: Chapter in Book/Report/Conference proceedingConference contribution

9 Citations (Scopus)

Abstract

Continuous technology scaling has brought us to a point, where transistors have become extremely susceptible to cosmic radiation strikes, or soft errors. Inside the processor, caches are most vulnerable to soft errors, and techniques at various levels of design abstraction, e.g., fabrication, gate design, circuit design, and microarchitecture-level, have been developed to protect data in caches. However, no work has been done to investigate the effect of code transformations on the vulnerability of data in caches. Data is vulnerable to soft errors in the cache only if it will be read by the processor, and not if it will be overwritten. Since code transformations can change the read-write pattern of program variables, they significantly effect the soft error vulnerability of program variables in the cache. We observe that often opportunity exists to significantly reduce the soft error vulnerability of cache data by trading-off a little performance. However, even if one wanted to exploit this trade-off, it is difficult, since there are no efficient techniques to estimate vulnerability of data in caches. To this end, this paper develops efficient static analysis method to estimate program vulnerability in caches, which enables the compiler to exploit the performance-vulnerability trade-offs in applications. Finally, as compared to simulation based estimation, static analysis techniques provide the insights into vulnerability calculations that provide some simple schemes to reduce program vulnerability.

Original languageEnglish (US)
Title of host publicationProceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)
Pages143-152
Number of pages10
DOIs
StatePublished - 2010
EventACM SIGPLAN/SIGBED Conference on Languages, Compilers and Tools for Embedded Systems, LCTES 2010 - Stockholm, Sweden
Duration: Apr 13 2010Apr 15 2010

Other

OtherACM SIGPLAN/SIGBED Conference on Languages, Compilers and Tools for Embedded Systems, LCTES 2010
CountrySweden
CityStockholm
Period4/13/104/15/10

Fingerprint

Static analysis
Cosmic rays
Transistors
Fabrication
Networks (circuits)

Keywords

  • cache vulnerability
  • code transformation
  • compiler technique
  • embedded processors
  • soft errors
  • static analysis

ASJC Scopus subject areas

  • Software

Cite this

Shrivastava, A., Lee, J., & Jeyapaul, R. (2010). Cache vulnerability equations for protecting data in embedded processor caches from soft errors. In Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES) (pp. 143-152) https://doi.org/10.1145/1755888.1755910

Cache vulnerability equations for protecting data in embedded processor caches from soft errors. / Shrivastava, Aviral; Lee, Jongeun; Jeyapaul, Reiley.

Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES). 2010. p. 143-152.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Shrivastava, A, Lee, J & Jeyapaul, R 2010, Cache vulnerability equations for protecting data in embedded processor caches from soft errors. in Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES). pp. 143-152, ACM SIGPLAN/SIGBED Conference on Languages, Compilers and Tools for Embedded Systems, LCTES 2010, Stockholm, Sweden, 4/13/10. https://doi.org/10.1145/1755888.1755910
Shrivastava A, Lee J, Jeyapaul R. Cache vulnerability equations for protecting data in embedded processor caches from soft errors. In Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES). 2010. p. 143-152 https://doi.org/10.1145/1755888.1755910
Shrivastava, Aviral ; Lee, Jongeun ; Jeyapaul, Reiley. / Cache vulnerability equations for protecting data in embedded processor caches from soft errors. Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES). 2010. pp. 143-152
@inproceedings{3c22c6eec80845999e30e8324d030d99,
title = "Cache vulnerability equations for protecting data in embedded processor caches from soft errors",
abstract = "Continuous technology scaling has brought us to a point, where transistors have become extremely susceptible to cosmic radiation strikes, or soft errors. Inside the processor, caches are most vulnerable to soft errors, and techniques at various levels of design abstraction, e.g., fabrication, gate design, circuit design, and microarchitecture-level, have been developed to protect data in caches. However, no work has been done to investigate the effect of code transformations on the vulnerability of data in caches. Data is vulnerable to soft errors in the cache only if it will be read by the processor, and not if it will be overwritten. Since code transformations can change the read-write pattern of program variables, they significantly effect the soft error vulnerability of program variables in the cache. We observe that often opportunity exists to significantly reduce the soft error vulnerability of cache data by trading-off a little performance. However, even if one wanted to exploit this trade-off, it is difficult, since there are no efficient techniques to estimate vulnerability of data in caches. To this end, this paper develops efficient static analysis method to estimate program vulnerability in caches, which enables the compiler to exploit the performance-vulnerability trade-offs in applications. Finally, as compared to simulation based estimation, static analysis techniques provide the insights into vulnerability calculations that provide some simple schemes to reduce program vulnerability.",
keywords = "cache vulnerability, code transformation, compiler technique, embedded processors, soft errors, static analysis",
author = "Aviral Shrivastava and Jongeun Lee and Reiley Jeyapaul",
year = "2010",
doi = "10.1145/1755888.1755910",
language = "English (US)",
isbn = "9781605589534",
pages = "143--152",
booktitle = "Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)",

}

TY - GEN

T1 - Cache vulnerability equations for protecting data in embedded processor caches from soft errors

AU - Shrivastava, Aviral

AU - Lee, Jongeun

AU - Jeyapaul, Reiley

PY - 2010

Y1 - 2010

N2 - Continuous technology scaling has brought us to a point, where transistors have become extremely susceptible to cosmic radiation strikes, or soft errors. Inside the processor, caches are most vulnerable to soft errors, and techniques at various levels of design abstraction, e.g., fabrication, gate design, circuit design, and microarchitecture-level, have been developed to protect data in caches. However, no work has been done to investigate the effect of code transformations on the vulnerability of data in caches. Data is vulnerable to soft errors in the cache only if it will be read by the processor, and not if it will be overwritten. Since code transformations can change the read-write pattern of program variables, they significantly effect the soft error vulnerability of program variables in the cache. We observe that often opportunity exists to significantly reduce the soft error vulnerability of cache data by trading-off a little performance. However, even if one wanted to exploit this trade-off, it is difficult, since there are no efficient techniques to estimate vulnerability of data in caches. To this end, this paper develops efficient static analysis method to estimate program vulnerability in caches, which enables the compiler to exploit the performance-vulnerability trade-offs in applications. Finally, as compared to simulation based estimation, static analysis techniques provide the insights into vulnerability calculations that provide some simple schemes to reduce program vulnerability.

AB - Continuous technology scaling has brought us to a point, where transistors have become extremely susceptible to cosmic radiation strikes, or soft errors. Inside the processor, caches are most vulnerable to soft errors, and techniques at various levels of design abstraction, e.g., fabrication, gate design, circuit design, and microarchitecture-level, have been developed to protect data in caches. However, no work has been done to investigate the effect of code transformations on the vulnerability of data in caches. Data is vulnerable to soft errors in the cache only if it will be read by the processor, and not if it will be overwritten. Since code transformations can change the read-write pattern of program variables, they significantly effect the soft error vulnerability of program variables in the cache. We observe that often opportunity exists to significantly reduce the soft error vulnerability of cache data by trading-off a little performance. However, even if one wanted to exploit this trade-off, it is difficult, since there are no efficient techniques to estimate vulnerability of data in caches. To this end, this paper develops efficient static analysis method to estimate program vulnerability in caches, which enables the compiler to exploit the performance-vulnerability trade-offs in applications. Finally, as compared to simulation based estimation, static analysis techniques provide the insights into vulnerability calculations that provide some simple schemes to reduce program vulnerability.

KW - cache vulnerability

KW - code transformation

KW - compiler technique

KW - embedded processors

KW - soft errors

KW - static analysis

UR - http://www.scopus.com/inward/record.url?scp=77954463983&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77954463983&partnerID=8YFLogxK

U2 - 10.1145/1755888.1755910

DO - 10.1145/1755888.1755910

M3 - Conference contribution

AN - SCOPUS:77954463983

SN - 9781605589534

SP - 143

EP - 152

BT - Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)

ER -