TY - GEN
T1 - BW extension in shunt feedback transimpedance amplifiers using negative miller capacitance
AU - Goswami, Sushmit
AU - Copani, Tino
AU - Vermeire, Bert
AU - Barnaby, Hugh
N1 - Copyright:
Copyright 2008 Elsevier B.V., All rights reserved.
PY - 2008
Y1 - 2008
N2 - The large input capacitance seen at the input of transimpedance amplifiers (TIA) used in optical receivers is usually the primary BW bottleneck. A new approach for increasing the BW of shunt feedback TIA's utilizing negative miller capacitance is presented which incurs no significant power, area or noise penalty. With this technique, 10 Gb/s performance is made possible with the usage of just a single common emitter stage resulting in a low power and low area design. The differential TIA was implemented in a 0.18 μm SiGe BiCMOS technology and consumes 10.9 mA from a 1.8 V supply. It provides 495 Ω gain, 7.7 GHz BW and has a noise density of 5.8 pA / √Hz @ 1 GHz. The technique is not technology dependent and may be applied to CMOS designs as well.
AB - The large input capacitance seen at the input of transimpedance amplifiers (TIA) used in optical receivers is usually the primary BW bottleneck. A new approach for increasing the BW of shunt feedback TIA's utilizing negative miller capacitance is presented which incurs no significant power, area or noise penalty. With this technique, 10 Gb/s performance is made possible with the usage of just a single common emitter stage resulting in a low power and low area design. The differential TIA was implemented in a 0.18 μm SiGe BiCMOS technology and consumes 10.9 mA from a 1.8 V supply. It provides 495 Ω gain, 7.7 GHz BW and has a noise density of 5.8 pA / √Hz @ 1 GHz. The technique is not technology dependent and may be applied to CMOS designs as well.
UR - http://www.scopus.com/inward/record.url?scp=51749107488&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=51749107488&partnerID=8YFLogxK
U2 - 10.1109/ISCAS.2008.4541354
DO - 10.1109/ISCAS.2008.4541354
M3 - Conference contribution
AN - SCOPUS:51749107488
SN - 9781424416844
T3 - Proceedings - IEEE International Symposium on Circuits and Systems
SP - 61
EP - 64
BT - 2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008
T2 - 2008 IEEE International Symposium on Circuits and Systems, ISCAS 2008
Y2 - 18 May 2008 through 21 May 2008
ER -