Bulk-Si-compatible ultrathin-body SOI technology for sub-100 nm MOSFETs

V. Subramanian, J. Kedzierski, N. Lindert, H. Tam, Y. Su, J. McHale, Yu Cao, T. J. King, J. Bokor, C. Hu

Research output: Chapter in Book/Report/Conference proceedingChapter

12 Citations (Scopus)

Abstract

A method of forming ultrathin-body silicon on insulator technology MOSFETs is presented. Lateral solid-phase epitaxy of a deposited amorphous film was used to provide excellent controllability over 20 nm body thickness, resulting in good uniformity of device characteristics. The ultrathin body provides good short channel effect suppression. Further optimization should enable fabrication of high-performance devices using a technology compatible with in-chip bulk devices.

Original languageEnglish (US)
Title of host publicationAnnual Device Research Conference Digest
Place of PublicationPiscataway, NJ, United States
PublisherIEEE
Pages28-29
Number of pages2
StatePublished - 1999
Externally publishedYes
EventProceedings of the 1999 57th Annual Device Research Conference Digest (DRC) - Santa Barbara, CA, USA
Duration: Jun 28 1999Jun 30 1999

Other

OtherProceedings of the 1999 57th Annual Device Research Conference Digest (DRC)
CitySanta Barbara, CA, USA
Period6/28/996/30/99

Fingerprint

Silicon on insulator technology
Amorphous films
Controllability
Epitaxial growth
Fabrication

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Subramanian, V., Kedzierski, J., Lindert, N., Tam, H., Su, Y., McHale, J., ... Hu, C. (1999). Bulk-Si-compatible ultrathin-body SOI technology for sub-100 nm MOSFETs. In Annual Device Research Conference Digest (pp. 28-29). Piscataway, NJ, United States: IEEE.

Bulk-Si-compatible ultrathin-body SOI technology for sub-100 nm MOSFETs. / Subramanian, V.; Kedzierski, J.; Lindert, N.; Tam, H.; Su, Y.; McHale, J.; Cao, Yu; King, T. J.; Bokor, J.; Hu, C.

Annual Device Research Conference Digest. Piscataway, NJ, United States : IEEE, 1999. p. 28-29.

Research output: Chapter in Book/Report/Conference proceedingChapter

Subramanian, V, Kedzierski, J, Lindert, N, Tam, H, Su, Y, McHale, J, Cao, Y, King, TJ, Bokor, J & Hu, C 1999, Bulk-Si-compatible ultrathin-body SOI technology for sub-100 nm MOSFETs. in Annual Device Research Conference Digest. IEEE, Piscataway, NJ, United States, pp. 28-29, Proceedings of the 1999 57th Annual Device Research Conference Digest (DRC), Santa Barbara, CA, USA, 6/28/99.
Subramanian V, Kedzierski J, Lindert N, Tam H, Su Y, McHale J et al. Bulk-Si-compatible ultrathin-body SOI technology for sub-100 nm MOSFETs. In Annual Device Research Conference Digest. Piscataway, NJ, United States: IEEE. 1999. p. 28-29
Subramanian, V. ; Kedzierski, J. ; Lindert, N. ; Tam, H. ; Su, Y. ; McHale, J. ; Cao, Yu ; King, T. J. ; Bokor, J. ; Hu, C. / Bulk-Si-compatible ultrathin-body SOI technology for sub-100 nm MOSFETs. Annual Device Research Conference Digest. Piscataway, NJ, United States : IEEE, 1999. pp. 28-29
@inbook{a3d566d018e3466ea47bb2d746fefef0,
title = "Bulk-Si-compatible ultrathin-body SOI technology for sub-100 nm MOSFETs",
abstract = "A method of forming ultrathin-body silicon on insulator technology MOSFETs is presented. Lateral solid-phase epitaxy of a deposited amorphous film was used to provide excellent controllability over 20 nm body thickness, resulting in good uniformity of device characteristics. The ultrathin body provides good short channel effect suppression. Further optimization should enable fabrication of high-performance devices using a technology compatible with in-chip bulk devices.",
author = "V. Subramanian and J. Kedzierski and N. Lindert and H. Tam and Y. Su and J. McHale and Yu Cao and King, {T. J.} and J. Bokor and C. Hu",
year = "1999",
language = "English (US)",
pages = "28--29",
booktitle = "Annual Device Research Conference Digest",
publisher = "IEEE",

}

TY - CHAP

T1 - Bulk-Si-compatible ultrathin-body SOI technology for sub-100 nm MOSFETs

AU - Subramanian, V.

AU - Kedzierski, J.

AU - Lindert, N.

AU - Tam, H.

AU - Su, Y.

AU - McHale, J.

AU - Cao, Yu

AU - King, T. J.

AU - Bokor, J.

AU - Hu, C.

PY - 1999

Y1 - 1999

N2 - A method of forming ultrathin-body silicon on insulator technology MOSFETs is presented. Lateral solid-phase epitaxy of a deposited amorphous film was used to provide excellent controllability over 20 nm body thickness, resulting in good uniformity of device characteristics. The ultrathin body provides good short channel effect suppression. Further optimization should enable fabrication of high-performance devices using a technology compatible with in-chip bulk devices.

AB - A method of forming ultrathin-body silicon on insulator technology MOSFETs is presented. Lateral solid-phase epitaxy of a deposited amorphous film was used to provide excellent controllability over 20 nm body thickness, resulting in good uniformity of device characteristics. The ultrathin body provides good short channel effect suppression. Further optimization should enable fabrication of high-performance devices using a technology compatible with in-chip bulk devices.

UR - http://www.scopus.com/inward/record.url?scp=0033362286&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033362286&partnerID=8YFLogxK

M3 - Chapter

SP - 28

EP - 29

BT - Annual Device Research Conference Digest

PB - IEEE

CY - Piscataway, NJ, United States

ER -