Bidirectional closed-form transformation between on-chip coupling noise waveforms and interconnect delay-change curves

Takashi Sato, Yu Cao, Kanak Agarwal, Dennis Sylvester, Chenming Hu

Research output: Contribution to journalArticle

20 Citations (Scopus)

Abstract

A novel concept of bidirectional transformation between on-chip coupling noise waveform and delay-change curve (DCC) using closed-form equations is described in this paper. These equations are targeted for use in: 1) the efficient generation of DCCs and 2) accurate experimental determination of subnanosecond coupling noise. In particular, we explore the concept of using analytical models to efficiently generate DCCs that can then be used to characterize the impact of noise on any victim/aggressor configuration. The concept is model independent, although we investigate several common noise modeling choices and perform a sensitivity analysis to optimize the generation of DCCs. By extending existing noise models, arbitrary configurations can be considered including multiple aggressors in the timing-analysis framework. Simulation using the analytical approach closely matches time-consuming SPICE simulations, making noise-aware timing analysis using DCCs both efficient and accurate. A test chip using a 0.25-μm CMOS process was designed and its measurement results also show good agreement with SPICE simulations.

Original languageEnglish (US)
Pages (from-to)560-572
Number of pages13
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume22
Issue number5
DOIs
StatePublished - May 2003
Externally publishedYes

Fingerprint

SPICE
Sensitivity analysis
Analytical models

Keywords

  • Crosstalk noise
  • Delay change curve
  • Noise measurement
  • Noise waveform model
  • Timing analysis

ASJC Scopus subject areas

  • Computational Theory and Mathematics
  • Computer Science Applications
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Bidirectional closed-form transformation between on-chip coupling noise waveforms and interconnect delay-change curves. / Sato, Takashi; Cao, Yu; Agarwal, Kanak; Sylvester, Dennis; Hu, Chenming.

In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 22, No. 5, 05.2003, p. 560-572.

Research output: Contribution to journalArticle

@article{033bce2d82634a438248a0f2cee85270,
title = "Bidirectional closed-form transformation between on-chip coupling noise waveforms and interconnect delay-change curves",
abstract = "A novel concept of bidirectional transformation between on-chip coupling noise waveform and delay-change curve (DCC) using closed-form equations is described in this paper. These equations are targeted for use in: 1) the efficient generation of DCCs and 2) accurate experimental determination of subnanosecond coupling noise. In particular, we explore the concept of using analytical models to efficiently generate DCCs that can then be used to characterize the impact of noise on any victim/aggressor configuration. The concept is model independent, although we investigate several common noise modeling choices and perform a sensitivity analysis to optimize the generation of DCCs. By extending existing noise models, arbitrary configurations can be considered including multiple aggressors in the timing-analysis framework. Simulation using the analytical approach closely matches time-consuming SPICE simulations, making noise-aware timing analysis using DCCs both efficient and accurate. A test chip using a 0.25-μm CMOS process was designed and its measurement results also show good agreement with SPICE simulations.",
keywords = "Crosstalk noise, Delay change curve, Noise measurement, Noise waveform model, Timing analysis",
author = "Takashi Sato and Yu Cao and Kanak Agarwal and Dennis Sylvester and Chenming Hu",
year = "2003",
month = "5",
doi = "10.1109/TCAD.2003.810750",
language = "English (US)",
volume = "22",
pages = "560--572",
journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
issn = "0278-0070",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "5",

}

TY - JOUR

T1 - Bidirectional closed-form transformation between on-chip coupling noise waveforms and interconnect delay-change curves

AU - Sato, Takashi

AU - Cao, Yu

AU - Agarwal, Kanak

AU - Sylvester, Dennis

AU - Hu, Chenming

PY - 2003/5

Y1 - 2003/5

N2 - A novel concept of bidirectional transformation between on-chip coupling noise waveform and delay-change curve (DCC) using closed-form equations is described in this paper. These equations are targeted for use in: 1) the efficient generation of DCCs and 2) accurate experimental determination of subnanosecond coupling noise. In particular, we explore the concept of using analytical models to efficiently generate DCCs that can then be used to characterize the impact of noise on any victim/aggressor configuration. The concept is model independent, although we investigate several common noise modeling choices and perform a sensitivity analysis to optimize the generation of DCCs. By extending existing noise models, arbitrary configurations can be considered including multiple aggressors in the timing-analysis framework. Simulation using the analytical approach closely matches time-consuming SPICE simulations, making noise-aware timing analysis using DCCs both efficient and accurate. A test chip using a 0.25-μm CMOS process was designed and its measurement results also show good agreement with SPICE simulations.

AB - A novel concept of bidirectional transformation between on-chip coupling noise waveform and delay-change curve (DCC) using closed-form equations is described in this paper. These equations are targeted for use in: 1) the efficient generation of DCCs and 2) accurate experimental determination of subnanosecond coupling noise. In particular, we explore the concept of using analytical models to efficiently generate DCCs that can then be used to characterize the impact of noise on any victim/aggressor configuration. The concept is model independent, although we investigate several common noise modeling choices and perform a sensitivity analysis to optimize the generation of DCCs. By extending existing noise models, arbitrary configurations can be considered including multiple aggressors in the timing-analysis framework. Simulation using the analytical approach closely matches time-consuming SPICE simulations, making noise-aware timing analysis using DCCs both efficient and accurate. A test chip using a 0.25-μm CMOS process was designed and its measurement results also show good agreement with SPICE simulations.

KW - Crosstalk noise

KW - Delay change curve

KW - Noise measurement

KW - Noise waveform model

KW - Timing analysis

UR - http://www.scopus.com/inward/record.url?scp=0038529604&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0038529604&partnerID=8YFLogxK

U2 - 10.1109/TCAD.2003.810750

DO - 10.1109/TCAD.2003.810750

M3 - Article

AN - SCOPUS:0038529604

VL - 22

SP - 560

EP - 572

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

SN - 0278-0070

IS - 5

ER -