Battery aware task scheduling for a system-on-a-chip using voltage/clock scaling

P. Chowdhury, Chaitali Chakrabarti

Research output: Chapter in Book/Report/Conference proceedingConference contribution

22 Scopus citations

Abstract

Battery lifetime is a critical parameter in the operation of mobile computing devices. The lifetime of such devices is directly dependent on the battery discharge profile. In this paper we address the problem of task scheduling in single processor and multiprocessor systems such that the battery lifetime is maximized. We propose a procedure that achieves this by shaping the current load profile. The shaping algorithm makes extensive use of voltage/clock scaling and is guided by heuristics that are derived from the properties of the battery model. Simulations show that the proposed algorithm improves the battery lifetime significantly.

Original languageEnglish (US)
Title of host publicationIEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages201-206
Number of pages6
Volume2002-January
ISBN (Print)0780375874
DOIs
StatePublished - 2002
Event16th IEEE Workshop on Signal Processing Systems, SIPS 2002 - San Diego, United States
Duration: Oct 16 2002Oct 18 2002

Other

Other16th IEEE Workshop on Signal Processing Systems, SIPS 2002
CountryUnited States
CitySan Diego
Period10/16/0210/18/02

Keywords

  • Batteries
  • Clocks
  • Dynamic scheduling
  • Low power electronics
  • Mobile computing
  • Processor scheduling
  • Scheduling algorithm
  • Shape control
  • System-on-a-chip
  • Voltage

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Signal Processing
  • Applied Mathematics
  • Hardware and Architecture

Fingerprint Dive into the research topics of 'Battery aware task scheduling for a system-on-a-chip using voltage/clock scaling'. Together they form a unique fingerprint.

  • Cite this

    Chowdhury, P., & Chakrabarti, C. (2002). Battery aware task scheduling for a system-on-a-chip using voltage/clock scaling. In IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation (Vol. 2002-January, pp. 201-206). [1049709] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/SIPS.2002.1049709