Abstract
This article addresses the problem of parallelizing model block diagrams for real-time embedded applications on multicore architectures. We describe a Mixed Integer Linear Programming formulation for finding a feasible mapping of the blocks to different CPU cores. For single-rate models, we use an objective function that minimizes the overall worst-case execution time. We introduce a set of heuristics to solve the problem for large models in a reasonable time. For multirate models, we solve the feasibility problem for finding a valid mapping. We study the scalability and efficiency of our approach with synthetic benchmarks and an engine controller from Toyota.
Original language | English (US) |
---|---|
Article number | 15 |
Journal | ACM Transactions on Embedded Computing Systems |
Volume | 16 |
Issue number | 1 |
DOIs | |
State | Published - Oct 2016 |
Keywords
- Embedded control systems
- Model-based development
- Multicore platforms
- Multirate
- Optimization
- Scheduling
- Simulink
- Task allocation
ASJC Scopus subject areas
- Software
- Hardware and Architecture