Abstract

Increasing demand for configuration time aware processing with stringent constraints for flexibility necessitates the design and development of a dynamically fast reconfigurable processor. This research work presents results obtained from hybrid FPGA architecture design methodology proposed in earlier work. Hybrid architecture is formed of ASIC units and LUT based processing elements. ASIC units represent tasks or core clusters obtained through common sub-graph analysis between basic blocks within and across routines of computation intensive applications and are basically recurring patterns. Results show that partial reconfiguration with the use of computation cores embedded in a sea of LUTs offer potential for massive savings in gate density by eliminating the need for redundant sub-circuit pattern configurations. Since ASICs cover only parts of data flow graphs, remaining computations are implemented on LUT based reconfigurable hardware. A new packing algorithm is proposed to form LUT based processing elements. Packing cost function prioritizes reduction of input/output pins of the clusters being formed. Results show that significant savings in number of nets to be routed are obtained through proposed method.

Original languageEnglish (US)
Article number03
Pages (from-to)21-31
Number of pages11
JournalUnknown Journal
Volume5683
DOIs
StatePublished - 2005

Fingerprint

application specific integrated circuits
Application specific integrated circuits
Field programmable gate arrays (FPGA)
flow graphs
reconfigurable hardware
Processing
Data flow graphs
Reconfigurable hardware
configurations
Costs and Cost Analysis
Cost functions
central processing units
flexibility
Research
methodology
costs
Networks (circuits)
output

Keywords

  • FPGA
  • Hybrid
  • Packing
  • Reconfigurable architecture

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Condensed Matter Physics

Cite this

Application specific low power hybrid FPGA architecture design. / Akoglu, Ali; Dasu, Aravind; Panchanathan, Sethuraman.

In: Unknown Journal, Vol. 5683, 03, 2005, p. 21-31.

Research output: Contribution to journalArticle

@article{2e6b9a46fdc84896bc9b02b559805c9d,
title = "Application specific low power hybrid FPGA architecture design",
abstract = "Increasing demand for configuration time aware processing with stringent constraints for flexibility necessitates the design and development of a dynamically fast reconfigurable processor. This research work presents results obtained from hybrid FPGA architecture design methodology proposed in earlier work. Hybrid architecture is formed of ASIC units and LUT based processing elements. ASIC units represent tasks or core clusters obtained through common sub-graph analysis between basic blocks within and across routines of computation intensive applications and are basically recurring patterns. Results show that partial reconfiguration with the use of computation cores embedded in a sea of LUTs offer potential for massive savings in gate density by eliminating the need for redundant sub-circuit pattern configurations. Since ASICs cover only parts of data flow graphs, remaining computations are implemented on LUT based reconfigurable hardware. A new packing algorithm is proposed to form LUT based processing elements. Packing cost function prioritizes reduction of input/output pins of the clusters being formed. Results show that significant savings in number of nets to be routed are obtained through proposed method.",
keywords = "FPGA, Hybrid, Packing, Reconfigurable architecture",
author = "Ali Akoglu and Aravind Dasu and Sethuraman Panchanathan",
year = "2005",
doi = "10.1117/12.593286",
language = "English (US)",
volume = "5683",
pages = "21--31",
journal = "Scanning Electron Microscopy",
issn = "0586-5581",
publisher = "Scanning Microscopy International",

}

TY - JOUR

T1 - Application specific low power hybrid FPGA architecture design

AU - Akoglu, Ali

AU - Dasu, Aravind

AU - Panchanathan, Sethuraman

PY - 2005

Y1 - 2005

N2 - Increasing demand for configuration time aware processing with stringent constraints for flexibility necessitates the design and development of a dynamically fast reconfigurable processor. This research work presents results obtained from hybrid FPGA architecture design methodology proposed in earlier work. Hybrid architecture is formed of ASIC units and LUT based processing elements. ASIC units represent tasks or core clusters obtained through common sub-graph analysis between basic blocks within and across routines of computation intensive applications and are basically recurring patterns. Results show that partial reconfiguration with the use of computation cores embedded in a sea of LUTs offer potential for massive savings in gate density by eliminating the need for redundant sub-circuit pattern configurations. Since ASICs cover only parts of data flow graphs, remaining computations are implemented on LUT based reconfigurable hardware. A new packing algorithm is proposed to form LUT based processing elements. Packing cost function prioritizes reduction of input/output pins of the clusters being formed. Results show that significant savings in number of nets to be routed are obtained through proposed method.

AB - Increasing demand for configuration time aware processing with stringent constraints for flexibility necessitates the design and development of a dynamically fast reconfigurable processor. This research work presents results obtained from hybrid FPGA architecture design methodology proposed in earlier work. Hybrid architecture is formed of ASIC units and LUT based processing elements. ASIC units represent tasks or core clusters obtained through common sub-graph analysis between basic blocks within and across routines of computation intensive applications and are basically recurring patterns. Results show that partial reconfiguration with the use of computation cores embedded in a sea of LUTs offer potential for massive savings in gate density by eliminating the need for redundant sub-circuit pattern configurations. Since ASICs cover only parts of data flow graphs, remaining computations are implemented on LUT based reconfigurable hardware. A new packing algorithm is proposed to form LUT based processing elements. Packing cost function prioritizes reduction of input/output pins of the clusters being formed. Results show that significant savings in number of nets to be routed are obtained through proposed method.

KW - FPGA

KW - Hybrid

KW - Packing

KW - Reconfigurable architecture

UR - http://www.scopus.com/inward/record.url?scp=21844447642&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=21844447642&partnerID=8YFLogxK

U2 - 10.1117/12.593286

DO - 10.1117/12.593286

M3 - Article

AN - SCOPUS:21844447642

VL - 5683

SP - 21

EP - 31

JO - Scanning Electron Microscopy

JF - Scanning Electron Microscopy

SN - 0586-5581

M1 - 03

ER -