Application of gallium arsenide integrated circuit technology to the design and fabrication of future generation digital signal processors: Promises and problems.

Barry K. Gilbert, George Pan

Research output: Contribution to journalArticle

16 Citations (Scopus)

Abstract

The development of gallium arsenide digital integrated circuit technology has progressed rapidly during the past decade. It is argued that in order to derive the maximum benefit from this technology as it is inserted into next-generation signal and data processors, all aspects of the design, assembly, testing, and maintenance of the systems will have to be considered synergistically. Salient issues which must be considered in the implementation of these advanced digital processors are reviewed, including the effects of system, logic board, chip layout, and packing constraints on memory layout, logic design, and arithmetic implementation.

Original languageEnglish (US)
Pages (from-to)816-834
Number of pages19
JournalProceedings of the IEEE
Volume76
Issue number7
DOIs
StatePublished - Jul 1988
Externally publishedYes

Fingerprint

Gallium arsenide
Digital signal processors
Integrated circuits
Digital integrated circuits
Fabrication
Logic design
Data storage equipment
Testing

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

@article{bdad3a50cf2b4c06803d131f2fcdb79b,
title = "Application of gallium arsenide integrated circuit technology to the design and fabrication of future generation digital signal processors: Promises and problems.",
abstract = "The development of gallium arsenide digital integrated circuit technology has progressed rapidly during the past decade. It is argued that in order to derive the maximum benefit from this technology as it is inserted into next-generation signal and data processors, all aspects of the design, assembly, testing, and maintenance of the systems will have to be considered synergistically. Salient issues which must be considered in the implementation of these advanced digital processors are reviewed, including the effects of system, logic board, chip layout, and packing constraints on memory layout, logic design, and arithmetic implementation.",
author = "Gilbert, {Barry K.} and George Pan",
year = "1988",
month = "7",
doi = "10.1109/5.7145",
language = "English (US)",
volume = "76",
pages = "816--834",
journal = "Proceedings of the IEEE",
issn = "0018-9219",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "7",

}

TY - JOUR

T1 - Application of gallium arsenide integrated circuit technology to the design and fabrication of future generation digital signal processors

T2 - Promises and problems.

AU - Gilbert, Barry K.

AU - Pan, George

PY - 1988/7

Y1 - 1988/7

N2 - The development of gallium arsenide digital integrated circuit technology has progressed rapidly during the past decade. It is argued that in order to derive the maximum benefit from this technology as it is inserted into next-generation signal and data processors, all aspects of the design, assembly, testing, and maintenance of the systems will have to be considered synergistically. Salient issues which must be considered in the implementation of these advanced digital processors are reviewed, including the effects of system, logic board, chip layout, and packing constraints on memory layout, logic design, and arithmetic implementation.

AB - The development of gallium arsenide digital integrated circuit technology has progressed rapidly during the past decade. It is argued that in order to derive the maximum benefit from this technology as it is inserted into next-generation signal and data processors, all aspects of the design, assembly, testing, and maintenance of the systems will have to be considered synergistically. Salient issues which must be considered in the implementation of these advanced digital processors are reviewed, including the effects of system, logic board, chip layout, and packing constraints on memory layout, logic design, and arithmetic implementation.

UR - http://www.scopus.com/inward/record.url?scp=0024037496&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0024037496&partnerID=8YFLogxK

U2 - 10.1109/5.7145

DO - 10.1109/5.7145

M3 - Article

AN - SCOPUS:0024037496

VL - 76

SP - 816

EP - 834

JO - Proceedings of the IEEE

JF - Proceedings of the IEEE

SN - 0018-9219

IS - 7

ER -