Application of Automatic Tuning in Transient Stability Analysis Using Analog VLSI

Jun Gu, George G. Karady

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Scopus citations

Abstract

By employing integrated circuit technology, power system can be modeled in a tiny analog VLSI chip. This scaled-down analog model can perform the transient stability analysis in a very fast speed. However, due to the capacitor deviations during the VLSI chip manufacture, the simulation result has a large error. This paper presents a new method to compensate the capacitor deviations. The simulation results of one-generator system show that this method can effectively improve the accuracy.

Original languageEnglish (US)
Title of host publication2004 IEEE Power Engineering Society General Meeting
Pages1578-1582
Number of pages5
StatePublished - Dec 1 2004
Event2004 IEEE Power Engineering Society General Meeting - Denver, CO, United States
Duration: Jun 6 2004Jun 10 2004

Publication series

Name2004 IEEE Power Engineering Society General Meeting
Volume2

Other

Other2004 IEEE Power Engineering Society General Meeting
CountryUnited States
CityDenver, CO
Period6/6/046/10/04

Keywords

  • Analog VLSI
  • Automatic tuning
  • Real-time
  • Transient stability analysis

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint Dive into the research topics of 'Application of Automatic Tuning in Transient Stability Analysis Using Analog VLSI'. Together they form a unique fingerprint.

  • Cite this

    Gu, J., & Karady, G. G. (2004). Application of Automatic Tuning in Transient Stability Analysis Using Analog VLSI. In 2004 IEEE Power Engineering Society General Meeting (pp. 1578-1582). (2004 IEEE Power Engineering Society General Meeting; Vol. 2).