Analysis of STT-RAM cell design with multiple MTJs per access

Henry Park, Richard Dorrance, Amr Amin, Fengbo Ren, Dejan Marković, C. K. Ken Yang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

Density of STT-RAMs is limited by the area cost and width of the access device in a cell since it needs to support the programming currents. This paper explores a cell structure that shares each cell's access transistor with multiple MTJ memory elements. Feasibility and limitations of such a cell structure is explored for both reading and writing of the memory. The analytical and simulation results indicate that only small amount of sharing is possible and having MTJs that can handle a high read current without disturbing the cell is needed.

Original languageEnglish (US)
Title of host publicationProceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2011
Pages53-58
Number of pages6
DOIs
StatePublished - 2011
Externally publishedYes
Event2011 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2011 - San Diego, CA, United States
Duration: Jun 8 2011Jun 9 2011

Other

Other2011 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2011
CountryUnited States
CitySan Diego, CA
Period6/8/116/9/11

Fingerprint

Random access storage
Data storage equipment
Transistors
Costs

Keywords

  • 1T-3MTJ
  • Magnetic Tunnel Junction
  • STT-RAM

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Park, H., Dorrance, R., Amin, A., Ren, F., Marković, D., & Ken Yang, C. K. (2011). Analysis of STT-RAM cell design with multiple MTJs per access. In Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2011 (pp. 53-58). [5941483] https://doi.org/10.1109/NANOARCH.2011.5941483

Analysis of STT-RAM cell design with multiple MTJs per access. / Park, Henry; Dorrance, Richard; Amin, Amr; Ren, Fengbo; Marković, Dejan; Ken Yang, C. K.

Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2011. 2011. p. 53-58 5941483.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Park, H, Dorrance, R, Amin, A, Ren, F, Marković, D & Ken Yang, CK 2011, Analysis of STT-RAM cell design with multiple MTJs per access. in Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2011., 5941483, pp. 53-58, 2011 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2011, San Diego, CA, United States, 6/8/11. https://doi.org/10.1109/NANOARCH.2011.5941483
Park H, Dorrance R, Amin A, Ren F, Marković D, Ken Yang CK. Analysis of STT-RAM cell design with multiple MTJs per access. In Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2011. 2011. p. 53-58. 5941483 https://doi.org/10.1109/NANOARCH.2011.5941483
Park, Henry ; Dorrance, Richard ; Amin, Amr ; Ren, Fengbo ; Marković, Dejan ; Ken Yang, C. K. / Analysis of STT-RAM cell design with multiple MTJs per access. Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2011. 2011. pp. 53-58
@inproceedings{dfbfe6fd07fe4158986e467411e7d569,
title = "Analysis of STT-RAM cell design with multiple MTJs per access",
abstract = "Density of STT-RAMs is limited by the area cost and width of the access device in a cell since it needs to support the programming currents. This paper explores a cell structure that shares each cell's access transistor with multiple MTJ memory elements. Feasibility and limitations of such a cell structure is explored for both reading and writing of the memory. The analytical and simulation results indicate that only small amount of sharing is possible and having MTJs that can handle a high read current without disturbing the cell is needed.",
keywords = "1T-3MTJ, Magnetic Tunnel Junction, STT-RAM",
author = "Henry Park and Richard Dorrance and Amr Amin and Fengbo Ren and Dejan Marković and {Ken Yang}, {C. K.}",
year = "2011",
doi = "10.1109/NANOARCH.2011.5941483",
language = "English (US)",
isbn = "9781457709944",
pages = "53--58",
booktitle = "Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2011",

}

TY - GEN

T1 - Analysis of STT-RAM cell design with multiple MTJs per access

AU - Park, Henry

AU - Dorrance, Richard

AU - Amin, Amr

AU - Ren, Fengbo

AU - Marković, Dejan

AU - Ken Yang, C. K.

PY - 2011

Y1 - 2011

N2 - Density of STT-RAMs is limited by the area cost and width of the access device in a cell since it needs to support the programming currents. This paper explores a cell structure that shares each cell's access transistor with multiple MTJ memory elements. Feasibility and limitations of such a cell structure is explored for both reading and writing of the memory. The analytical and simulation results indicate that only small amount of sharing is possible and having MTJs that can handle a high read current without disturbing the cell is needed.

AB - Density of STT-RAMs is limited by the area cost and width of the access device in a cell since it needs to support the programming currents. This paper explores a cell structure that shares each cell's access transistor with multiple MTJ memory elements. Feasibility and limitations of such a cell structure is explored for both reading and writing of the memory. The analytical and simulation results indicate that only small amount of sharing is possible and having MTJs that can handle a high read current without disturbing the cell is needed.

KW - 1T-3MTJ

KW - Magnetic Tunnel Junction

KW - STT-RAM

UR - http://www.scopus.com/inward/record.url?scp=79961202579&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79961202579&partnerID=8YFLogxK

U2 - 10.1109/NANOARCH.2011.5941483

DO - 10.1109/NANOARCH.2011.5941483

M3 - Conference contribution

AN - SCOPUS:79961202579

SN - 9781457709944

SP - 53

EP - 58

BT - Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2011

ER -