Analysis and optimization of prediction-based flow control in networks-on-chip

Umit Ogras, Radu Marculescu

Research output: Contribution to journalArticle

22 Citations (Scopus)

Abstract

Networks-on-Chip (NoC) communication architectures have emerged recently as a scalable solution to on-chip communication problems. While the NoC architectures may offer higher bandwidth compared to traditional bus-based communication, their performance can degrade significantly in the absence of effective flow control algorithms. Unfortunately, flow control algorithms developed for macronetworks, either rely on local information, or suffer from large communication overhead and unpredictable delays. Hence, using them in the NoC context is problematic at best. For this reason, we propose a predictive closed-loop flow control mechanism and make the following contributions: First, we develop traffic source and router models specifically targeted to NoCs. Then, we utilize these models to predict the possible congestion in the network. Based on this information, the proposed scheme controls the packet injection rate at traffic sources in order to regulate the total number of packets in the network. We also illustrate the proposed traffic source model and the applicability of the proposed flow controller to actual designs using real NoC implementations. Finally, simulations and experimental study using our FPGA prototype show that the proposed controller delivers a better performance compared to the traditional switch-to-switch flow control algorithms under various real and synthetic traffic patterns.

Original languageEnglish (US)
Article number11
JournalACM Transactions on Design Automation of Electronic Systems
Volume13
Issue number1
DOIs
StatePublished - Jan 1 2008
Externally publishedYes

Fingerprint

Flow control
Communication
Switches
Controllers
Routers
Field programmable gate arrays (FPGA)
Bandwidth
Network-on-chip

Keywords

  • Congestion control
  • Flow control
  • Multi-processor systems
  • Networks-on-chip

ASJC Scopus subject areas

  • Hardware and Architecture
  • Computer Graphics and Computer-Aided Design
  • Software

Cite this

Analysis and optimization of prediction-based flow control in networks-on-chip. / Ogras, Umit; Marculescu, Radu.

In: ACM Transactions on Design Automation of Electronic Systems, Vol. 13, No. 1, 11, 01.01.2008.

Research output: Contribution to journalArticle

@article{77345dd8dc3849fabfb44bf439e872b7,
title = "Analysis and optimization of prediction-based flow control in networks-on-chip",
abstract = "Networks-on-Chip (NoC) communication architectures have emerged recently as a scalable solution to on-chip communication problems. While the NoC architectures may offer higher bandwidth compared to traditional bus-based communication, their performance can degrade significantly in the absence of effective flow control algorithms. Unfortunately, flow control algorithms developed for macronetworks, either rely on local information, or suffer from large communication overhead and unpredictable delays. Hence, using them in the NoC context is problematic at best. For this reason, we propose a predictive closed-loop flow control mechanism and make the following contributions: First, we develop traffic source and router models specifically targeted to NoCs. Then, we utilize these models to predict the possible congestion in the network. Based on this information, the proposed scheme controls the packet injection rate at traffic sources in order to regulate the total number of packets in the network. We also illustrate the proposed traffic source model and the applicability of the proposed flow controller to actual designs using real NoC implementations. Finally, simulations and experimental study using our FPGA prototype show that the proposed controller delivers a better performance compared to the traditional switch-to-switch flow control algorithms under various real and synthetic traffic patterns.",
keywords = "Congestion control, Flow control, Multi-processor systems, Networks-on-chip",
author = "Umit Ogras and Radu Marculescu",
year = "2008",
month = "1",
day = "1",
doi = "10.1145/1297666.1297677",
language = "English (US)",
volume = "13",
journal = "ACM Transactions on Design Automation of Electronic Systems",
issn = "1084-4309",
publisher = "Association for Computing Machinery (ACM)",
number = "1",

}

TY - JOUR

T1 - Analysis and optimization of prediction-based flow control in networks-on-chip

AU - Ogras, Umit

AU - Marculescu, Radu

PY - 2008/1/1

Y1 - 2008/1/1

N2 - Networks-on-Chip (NoC) communication architectures have emerged recently as a scalable solution to on-chip communication problems. While the NoC architectures may offer higher bandwidth compared to traditional bus-based communication, their performance can degrade significantly in the absence of effective flow control algorithms. Unfortunately, flow control algorithms developed for macronetworks, either rely on local information, or suffer from large communication overhead and unpredictable delays. Hence, using them in the NoC context is problematic at best. For this reason, we propose a predictive closed-loop flow control mechanism and make the following contributions: First, we develop traffic source and router models specifically targeted to NoCs. Then, we utilize these models to predict the possible congestion in the network. Based on this information, the proposed scheme controls the packet injection rate at traffic sources in order to regulate the total number of packets in the network. We also illustrate the proposed traffic source model and the applicability of the proposed flow controller to actual designs using real NoC implementations. Finally, simulations and experimental study using our FPGA prototype show that the proposed controller delivers a better performance compared to the traditional switch-to-switch flow control algorithms under various real and synthetic traffic patterns.

AB - Networks-on-Chip (NoC) communication architectures have emerged recently as a scalable solution to on-chip communication problems. While the NoC architectures may offer higher bandwidth compared to traditional bus-based communication, their performance can degrade significantly in the absence of effective flow control algorithms. Unfortunately, flow control algorithms developed for macronetworks, either rely on local information, or suffer from large communication overhead and unpredictable delays. Hence, using them in the NoC context is problematic at best. For this reason, we propose a predictive closed-loop flow control mechanism and make the following contributions: First, we develop traffic source and router models specifically targeted to NoCs. Then, we utilize these models to predict the possible congestion in the network. Based on this information, the proposed scheme controls the packet injection rate at traffic sources in order to regulate the total number of packets in the network. We also illustrate the proposed traffic source model and the applicability of the proposed flow controller to actual designs using real NoC implementations. Finally, simulations and experimental study using our FPGA prototype show that the proposed controller delivers a better performance compared to the traditional switch-to-switch flow control algorithms under various real and synthetic traffic patterns.

KW - Congestion control

KW - Flow control

KW - Multi-processor systems

KW - Networks-on-chip

UR - http://www.scopus.com/inward/record.url?scp=40049087837&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=40049087837&partnerID=8YFLogxK

U2 - 10.1145/1297666.1297677

DO - 10.1145/1297666.1297677

M3 - Article

VL - 13

JO - ACM Transactions on Design Automation of Electronic Systems

JF - ACM Transactions on Design Automation of Electronic Systems

SN - 1084-4309

IS - 1

M1 - 11

ER -