An embedded architecture for energy-efficient stream computing

Amrit Panda, Karam S. Chatha

Research output: Contribution to journalArticlepeer-review

3 Scopus citations

Abstract

Stream processing has emerged as an important model of computation in the context of multimedia and communication subsystems of embedded system-on-chip (SoC) architectures. The dataflow nature of streaming applications allows them to be most naturally expressed as a set of kernels iteratively operating on continuous streams of data. The kernels are computationally intensive and are characterized by high throughput requirements. We present StreamEngine, an embedded architecture for energy-efficient computation of stream kernels. StreamEngine introduces an instruction locking mechanism that exploits the iterative nature of streams and enables fine-grain instruction reuse. We also adopt a context-aware dataflow execution (CDE) model to exploit instruction-level parallelism (ILP) and data-level parallelism (DLP) within the stream kernels. We evaluate the performance and energy-efficiency of our architecture for stream kernel benchmarks by implementing the architecture with TSMC 45 nm process, and comparison with an embedded RISC processor.

Original languageEnglish (US)
Article number6824830
Pages (from-to)57-60
Number of pages4
JournalIEEE Embedded Systems Letters
Volume6
Issue number3
DOIs
StatePublished - Sep 2014

Keywords

  • Dataflow
  • Low-power design
  • Reservation station
  • Stream computing

ASJC Scopus subject areas

  • Control and Systems Engineering
  • Computer Science(all)

Fingerprint

Dive into the research topics of 'An embedded architecture for energy-efficient stream computing'. Together they form a unique fingerprint.

Cite this