An embedded 32-b microprocessor core for low-power and high-performance applications

Lawrence T. Clark, Eric J. Hoffman, Jay Miller, Manish Biyani, Yuyun Liao, Stephen Strazdus, Michael Morrow, Kimberley E. Velarde, Mark A. Yarch

Research output: Contribution to journalArticle

133 Citations (Scopus)

Abstract

An embedded RISC microprocessor core fabricated in a six-layer metal 0.18-μm CMOS process implementing the ARM™ V.5TE instruction set is described. The core described is the first implementation of the Intel XScale Microarchitecture™. (ARM is a registered trademark of Advanced RISC Machines, Ltd.) The microprocessor core, which includes caches, memory management units, and a bus controller, comprises a hard-embedded block 16.77 mm 2 in size. The implementation is primarily custom logic in a variety of circuit styles. The processor dissipates 450 mW at 1.3 V, 600 MHz, and scales between 55 mW at 0.7 V, 200 MHz, and 900 mW at 1.65 V, 800 MHz. Architectural performance is 1000 MIPS at 800 MHz with efficiency ranging from over 850 MIPS/W at 1.65 V to over 4500 MIPS/W at 0.75 V. Architectural and circuit design approaches for low power and high performance are described and measured results from the initial implementation are shown. The first implementation VLSI chip has a 3.3-V pin interface and supports a 0.75-1.65-V core voltage range.

Original languageEnglish (US)
Pages (from-to)1599-1608
Number of pages10
JournalIEEE Journal of Solid-State Circuits
Volume36
Issue number11
DOIs
StatePublished - Nov 2001
Externally publishedYes

Fingerprint

Reduced instruction set computing
Microprocessor chips
Memory management units
Cache memory
Trademarks
Networks (circuits)
Controllers
Electric potential
Metals

Keywords

  • Cache memories
  • CMOS integrated circuits
  • Microprocessors

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Clark, L. T., Hoffman, E. J., Miller, J., Biyani, M., Liao, Y., Strazdus, S., ... Yarch, M. A. (2001). An embedded 32-b microprocessor core for low-power and high-performance applications. IEEE Journal of Solid-State Circuits, 36(11), 1599-1608. https://doi.org/10.1109/4.962279

An embedded 32-b microprocessor core for low-power and high-performance applications. / Clark, Lawrence T.; Hoffman, Eric J.; Miller, Jay; Biyani, Manish; Liao, Yuyun; Strazdus, Stephen; Morrow, Michael; Velarde, Kimberley E.; Yarch, Mark A.

In: IEEE Journal of Solid-State Circuits, Vol. 36, No. 11, 11.2001, p. 1599-1608.

Research output: Contribution to journalArticle

Clark, LT, Hoffman, EJ, Miller, J, Biyani, M, Liao, Y, Strazdus, S, Morrow, M, Velarde, KE & Yarch, MA 2001, 'An embedded 32-b microprocessor core for low-power and high-performance applications', IEEE Journal of Solid-State Circuits, vol. 36, no. 11, pp. 1599-1608. https://doi.org/10.1109/4.962279
Clark, Lawrence T. ; Hoffman, Eric J. ; Miller, Jay ; Biyani, Manish ; Liao, Yuyun ; Strazdus, Stephen ; Morrow, Michael ; Velarde, Kimberley E. ; Yarch, Mark A. / An embedded 32-b microprocessor core for low-power and high-performance applications. In: IEEE Journal of Solid-State Circuits. 2001 ; Vol. 36, No. 11. pp. 1599-1608.
@article{087e44372bce4e538a9bdd62da4186fc,
title = "An embedded 32-b microprocessor core for low-power and high-performance applications",
abstract = "An embedded RISC microprocessor core fabricated in a six-layer metal 0.18-μm CMOS process implementing the ARM™ V.5TE instruction set is described. The core described is the first implementation of the Intel XScale Microarchitecture™. (ARM is a registered trademark of Advanced RISC Machines, Ltd.) The microprocessor core, which includes caches, memory management units, and a bus controller, comprises a hard-embedded block 16.77 mm 2 in size. The implementation is primarily custom logic in a variety of circuit styles. The processor dissipates 450 mW at 1.3 V, 600 MHz, and scales between 55 mW at 0.7 V, 200 MHz, and 900 mW at 1.65 V, 800 MHz. Architectural performance is 1000 MIPS at 800 MHz with efficiency ranging from over 850 MIPS/W at 1.65 V to over 4500 MIPS/W at 0.75 V. Architectural and circuit design approaches for low power and high performance are described and measured results from the initial implementation are shown. The first implementation VLSI chip has a 3.3-V pin interface and supports a 0.75-1.65-V core voltage range.",
keywords = "Cache memories, CMOS integrated circuits, Microprocessors",
author = "Clark, {Lawrence T.} and Hoffman, {Eric J.} and Jay Miller and Manish Biyani and Yuyun Liao and Stephen Strazdus and Michael Morrow and Velarde, {Kimberley E.} and Yarch, {Mark A.}",
year = "2001",
month = "11",
doi = "10.1109/4.962279",
language = "English (US)",
volume = "36",
pages = "1599--1608",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "11",

}

TY - JOUR

T1 - An embedded 32-b microprocessor core for low-power and high-performance applications

AU - Clark, Lawrence T.

AU - Hoffman, Eric J.

AU - Miller, Jay

AU - Biyani, Manish

AU - Liao, Yuyun

AU - Strazdus, Stephen

AU - Morrow, Michael

AU - Velarde, Kimberley E.

AU - Yarch, Mark A.

PY - 2001/11

Y1 - 2001/11

N2 - An embedded RISC microprocessor core fabricated in a six-layer metal 0.18-μm CMOS process implementing the ARM™ V.5TE instruction set is described. The core described is the first implementation of the Intel XScale Microarchitecture™. (ARM is a registered trademark of Advanced RISC Machines, Ltd.) The microprocessor core, which includes caches, memory management units, and a bus controller, comprises a hard-embedded block 16.77 mm 2 in size. The implementation is primarily custom logic in a variety of circuit styles. The processor dissipates 450 mW at 1.3 V, 600 MHz, and scales between 55 mW at 0.7 V, 200 MHz, and 900 mW at 1.65 V, 800 MHz. Architectural performance is 1000 MIPS at 800 MHz with efficiency ranging from over 850 MIPS/W at 1.65 V to over 4500 MIPS/W at 0.75 V. Architectural and circuit design approaches for low power and high performance are described and measured results from the initial implementation are shown. The first implementation VLSI chip has a 3.3-V pin interface and supports a 0.75-1.65-V core voltage range.

AB - An embedded RISC microprocessor core fabricated in a six-layer metal 0.18-μm CMOS process implementing the ARM™ V.5TE instruction set is described. The core described is the first implementation of the Intel XScale Microarchitecture™. (ARM is a registered trademark of Advanced RISC Machines, Ltd.) The microprocessor core, which includes caches, memory management units, and a bus controller, comprises a hard-embedded block 16.77 mm 2 in size. The implementation is primarily custom logic in a variety of circuit styles. The processor dissipates 450 mW at 1.3 V, 600 MHz, and scales between 55 mW at 0.7 V, 200 MHz, and 900 mW at 1.65 V, 800 MHz. Architectural performance is 1000 MIPS at 800 MHz with efficiency ranging from over 850 MIPS/W at 1.65 V to over 4500 MIPS/W at 0.75 V. Architectural and circuit design approaches for low power and high performance are described and measured results from the initial implementation are shown. The first implementation VLSI chip has a 3.3-V pin interface and supports a 0.75-1.65-V core voltage range.

KW - Cache memories

KW - CMOS integrated circuits

KW - Microprocessors

UR - http://www.scopus.com/inward/record.url?scp=0035507074&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0035507074&partnerID=8YFLogxK

U2 - 10.1109/4.962279

DO - 10.1109/4.962279

M3 - Article

VL - 36

SP - 1599

EP - 1608

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 11

ER -