An Analysis Tool Set for Reconfigurable Media Processing

A. Dasu, A. Akoglu, Sethuraman Panchanathan

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Existing media processing solutions such as general purpose processors with media acceleration support or application specific hardware units fail to satisfy the constraints of low power, less silicon area and varying computing demands of the applications. Our research effort aids the design of a dynamically reconfigurable processor through the use of a set of analysis and design tools. This paper describes a part of the first of a set of three tools. These are intended to help hardware and system designers arrive at optimal hardware software co-designs for applications of a given class. The reconfigurable computing devices thus designed, will be able to adapt the underlying hardware dynamically in response to changes in the input data or processing environment.

Original languageEnglish (US)
Title of host publicationProceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA 03
EditorsT.P. Plaks, T.P. Plaks
Pages292-295
Number of pages4
StatePublished - 2003
EventProceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA'03 - Las Vegas, NV, United States
Duration: Jun 23 2003Jun 26 2003

Other

OtherProceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA'03
CountryUnited States
CityLas Vegas, NV
Period6/23/036/26/03

Fingerprint

Hardware
Processing
Hardware/software Co-design
Reconfigurable Computing
Silicon
Unit
Computing
Design
Class

Keywords

  • Control flow analysis
  • Dynamically reconfigurable

ASJC Scopus subject areas

  • Computer Science(all)
  • Theoretical Computer Science

Cite this

Dasu, A., Akoglu, A., & Panchanathan, S. (2003). An Analysis Tool Set for Reconfigurable Media Processing. In T. P. Plaks, & T. P. Plaks (Eds.), Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA 03 (pp. 292-295)

An Analysis Tool Set for Reconfigurable Media Processing. / Dasu, A.; Akoglu, A.; Panchanathan, Sethuraman.

Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA 03. ed. / T.P. Plaks; T.P. Plaks. 2003. p. 292-295.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Dasu, A, Akoglu, A & Panchanathan, S 2003, An Analysis Tool Set for Reconfigurable Media Processing. in TP Plaks & TP Plaks (eds), Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA 03. pp. 292-295, Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA'03, Las Vegas, NV, United States, 6/23/03.
Dasu A, Akoglu A, Panchanathan S. An Analysis Tool Set for Reconfigurable Media Processing. In Plaks TP, Plaks TP, editors, Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA 03. 2003. p. 292-295
Dasu, A. ; Akoglu, A. ; Panchanathan, Sethuraman. / An Analysis Tool Set for Reconfigurable Media Processing. Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA 03. editor / T.P. Plaks ; T.P. Plaks. 2003. pp. 292-295
@inproceedings{133abda5adfc403195ee75e734769ec6,
title = "An Analysis Tool Set for Reconfigurable Media Processing",
abstract = "Existing media processing solutions such as general purpose processors with media acceleration support or application specific hardware units fail to satisfy the constraints of low power, less silicon area and varying computing demands of the applications. Our research effort aids the design of a dynamically reconfigurable processor through the use of a set of analysis and design tools. This paper describes a part of the first of a set of three tools. These are intended to help hardware and system designers arrive at optimal hardware software co-designs for applications of a given class. The reconfigurable computing devices thus designed, will be able to adapt the underlying hardware dynamically in response to changes in the input data or processing environment.",
keywords = "Control flow analysis, Dynamically reconfigurable",
author = "A. Dasu and A. Akoglu and Sethuraman Panchanathan",
year = "2003",
language = "English (US)",
isbn = "193241505X",
pages = "292--295",
editor = "T.P. Plaks and T.P. Plaks",
booktitle = "Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA 03",

}

TY - GEN

T1 - An Analysis Tool Set for Reconfigurable Media Processing

AU - Dasu, A.

AU - Akoglu, A.

AU - Panchanathan, Sethuraman

PY - 2003

Y1 - 2003

N2 - Existing media processing solutions such as general purpose processors with media acceleration support or application specific hardware units fail to satisfy the constraints of low power, less silicon area and varying computing demands of the applications. Our research effort aids the design of a dynamically reconfigurable processor through the use of a set of analysis and design tools. This paper describes a part of the first of a set of three tools. These are intended to help hardware and system designers arrive at optimal hardware software co-designs for applications of a given class. The reconfigurable computing devices thus designed, will be able to adapt the underlying hardware dynamically in response to changes in the input data or processing environment.

AB - Existing media processing solutions such as general purpose processors with media acceleration support or application specific hardware units fail to satisfy the constraints of low power, less silicon area and varying computing demands of the applications. Our research effort aids the design of a dynamically reconfigurable processor through the use of a set of analysis and design tools. This paper describes a part of the first of a set of three tools. These are intended to help hardware and system designers arrive at optimal hardware software co-designs for applications of a given class. The reconfigurable computing devices thus designed, will be able to adapt the underlying hardware dynamically in response to changes in the input data or processing environment.

KW - Control flow analysis

KW - Dynamically reconfigurable

UR - http://www.scopus.com/inward/record.url?scp=1642387086&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=1642387086&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:1642387086

SN - 193241505X

SN - 9781932415056

SP - 292

EP - 295

BT - Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA 03

A2 - Plaks, T.P.

A2 - Plaks, T.P.

ER -