An all-digital programmable digitally-controlled-oscillator (DCO) for digital wireless applications

S. R. Abdollahi, Sayfe Kiaei, Bertan Bakkaloglu, S. M. Fakhraie, R. Anvari, S. E. Abdollahi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

A programmable digitally controlled oscillator (DCO) core is mapped on an Altera MAX9400 CPLD that can be used for clock recovery circuit of a 2.4 - 19.2 Kb/sec Gaussian Minimum Shift Keying (GMSK) demodulator. This architecture is suitable for digital wireless transceivers that use different bands for transmit and receive modes, such as SM and DECT. Linearity and phase noise of the DCO is analyzed at different oscillation frequencies. Thermal drift and power supply level sensitivity is characterized. This architecture can be used for higher frequencies using faster FPGA devices or by implementing it on a deep-submicron process.

Original languageEnglish (US)
Title of host publicationProceedings - IEEE International Symposium on Circuits and Systems
Volume4
StatePublished - 2002
Event2002 IEEE International Symposium on Circuits and Systems - Phoenix, AZ, United States
Duration: May 26 2002May 29 2002

Other

Other2002 IEEE International Symposium on Circuits and Systems
CountryUnited States
CityPhoenix, AZ
Period5/26/025/29/02

Fingerprint

Cordless telephones
Demodulators
Phase noise
Transceivers
Field programmable gate arrays (FPGA)
Clocks
Recovery
Networks (circuits)
Hot Temperature

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Abdollahi, S. R., Kiaei, S., Bakkaloglu, B., Fakhraie, S. M., Anvari, R., & Abdollahi, S. E. (2002). An all-digital programmable digitally-controlled-oscillator (DCO) for digital wireless applications. In Proceedings - IEEE International Symposium on Circuits and Systems (Vol. 4)

An all-digital programmable digitally-controlled-oscillator (DCO) for digital wireless applications. / Abdollahi, S. R.; Kiaei, Sayfe; Bakkaloglu, Bertan; Fakhraie, S. M.; Anvari, R.; Abdollahi, S. E.

Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 4 2002.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abdollahi, SR, Kiaei, S, Bakkaloglu, B, Fakhraie, SM, Anvari, R & Abdollahi, SE 2002, An all-digital programmable digitally-controlled-oscillator (DCO) for digital wireless applications. in Proceedings - IEEE International Symposium on Circuits and Systems. vol. 4, 2002 IEEE International Symposium on Circuits and Systems, Phoenix, AZ, United States, 5/26/02.
Abdollahi SR, Kiaei S, Bakkaloglu B, Fakhraie SM, Anvari R, Abdollahi SE. An all-digital programmable digitally-controlled-oscillator (DCO) for digital wireless applications. In Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 4. 2002
Abdollahi, S. R. ; Kiaei, Sayfe ; Bakkaloglu, Bertan ; Fakhraie, S. M. ; Anvari, R. ; Abdollahi, S. E. / An all-digital programmable digitally-controlled-oscillator (DCO) for digital wireless applications. Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 4 2002.
@inproceedings{a37beb89e1bb4da5b0998749b0ff809b,
title = "An all-digital programmable digitally-controlled-oscillator (DCO) for digital wireless applications",
abstract = "A programmable digitally controlled oscillator (DCO) core is mapped on an Altera MAX9400 CPLD that can be used for clock recovery circuit of a 2.4 - 19.2 Kb/sec Gaussian Minimum Shift Keying (GMSK) demodulator. This architecture is suitable for digital wireless transceivers that use different bands for transmit and receive modes, such as SM and DECT. Linearity and phase noise of the DCO is analyzed at different oscillation frequencies. Thermal drift and power supply level sensitivity is characterized. This architecture can be used for higher frequencies using faster FPGA devices or by implementing it on a deep-submicron process.",
author = "Abdollahi, {S. R.} and Sayfe Kiaei and Bertan Bakkaloglu and Fakhraie, {S. M.} and R. Anvari and Abdollahi, {S. E.}",
year = "2002",
language = "English (US)",
volume = "4",
booktitle = "Proceedings - IEEE International Symposium on Circuits and Systems",

}

TY - GEN

T1 - An all-digital programmable digitally-controlled-oscillator (DCO) for digital wireless applications

AU - Abdollahi, S. R.

AU - Kiaei, Sayfe

AU - Bakkaloglu, Bertan

AU - Fakhraie, S. M.

AU - Anvari, R.

AU - Abdollahi, S. E.

PY - 2002

Y1 - 2002

N2 - A programmable digitally controlled oscillator (DCO) core is mapped on an Altera MAX9400 CPLD that can be used for clock recovery circuit of a 2.4 - 19.2 Kb/sec Gaussian Minimum Shift Keying (GMSK) demodulator. This architecture is suitable for digital wireless transceivers that use different bands for transmit and receive modes, such as SM and DECT. Linearity and phase noise of the DCO is analyzed at different oscillation frequencies. Thermal drift and power supply level sensitivity is characterized. This architecture can be used for higher frequencies using faster FPGA devices or by implementing it on a deep-submicron process.

AB - A programmable digitally controlled oscillator (DCO) core is mapped on an Altera MAX9400 CPLD that can be used for clock recovery circuit of a 2.4 - 19.2 Kb/sec Gaussian Minimum Shift Keying (GMSK) demodulator. This architecture is suitable for digital wireless transceivers that use different bands for transmit and receive modes, such as SM and DECT. Linearity and phase noise of the DCO is analyzed at different oscillation frequencies. Thermal drift and power supply level sensitivity is characterized. This architecture can be used for higher frequencies using faster FPGA devices or by implementing it on a deep-submicron process.

UR - http://www.scopus.com/inward/record.url?scp=0036290950&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036290950&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0036290950

VL - 4

BT - Proceedings - IEEE International Symposium on Circuits and Systems

ER -