An ADC-BiST scheme using sequential code analysis

Erdem S. Erdogan, Sule Ozev

Research output: Chapter in Book/Report/Conference proceedingConference contribution

17 Citations (Scopus)

Abstract

This paper presents a built-in self-test (BiST) scheme for analog to digital converters (ADC) based on a linear ramp generator and efficient output analysis. The proposed analysis method is an alternative to histogram based analysis techniques to provide test time improvements, especially when the resources are scarce. In addition to the measurement of DNL and INL non-monotonic behavior can also be detected with the proposed technique. We present two implementation options based on how much on-chip resources are available. The ramp generator has a high linearity over a full-scale range of IV and the generated ramp signal is capable of testing 13 - bit ADCs. The circuit implementation of the ramp generator utilizes a feedback configuration to improve the linearity having an area of 0.017mm2 in 0.5μm process.

Original languageEnglish (US)
Title of host publicationProceedings -Design, Automation and Test in Europe, DATE
Pages713-718
Number of pages6
DOIs
StatePublished - 2007
Externally publishedYes
Event2007 Design, Automation and Test in Europe Conference and Exhibition - Nice Acropolis, France
Duration: Apr 16 2007Apr 20 2007

Other

Other2007 Design, Automation and Test in Europe Conference and Exhibition
CountryFrance
CityNice Acropolis
Period4/16/074/20/07

Fingerprint

Ramp generators
Codes (standards)
Built-in self test
Digital to analog conversion
Feedback
Networks (circuits)
Testing

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Erdogan, E. S., & Ozev, S. (2007). An ADC-BiST scheme using sequential code analysis. In Proceedings -Design, Automation and Test in Europe, DATE (pp. 713-718). [4211884] https://doi.org/10.1109/DATE.2007.364679

An ADC-BiST scheme using sequential code analysis. / Erdogan, Erdem S.; Ozev, Sule.

Proceedings -Design, Automation and Test in Europe, DATE. 2007. p. 713-718 4211884.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Erdogan, ES & Ozev, S 2007, An ADC-BiST scheme using sequential code analysis. in Proceedings -Design, Automation and Test in Europe, DATE., 4211884, pp. 713-718, 2007 Design, Automation and Test in Europe Conference and Exhibition, Nice Acropolis, France, 4/16/07. https://doi.org/10.1109/DATE.2007.364679
Erdogan ES, Ozev S. An ADC-BiST scheme using sequential code analysis. In Proceedings -Design, Automation and Test in Europe, DATE. 2007. p. 713-718. 4211884 https://doi.org/10.1109/DATE.2007.364679
Erdogan, Erdem S. ; Ozev, Sule. / An ADC-BiST scheme using sequential code analysis. Proceedings -Design, Automation and Test in Europe, DATE. 2007. pp. 713-718
@inproceedings{6978880e65624695b367c74bea374446,
title = "An ADC-BiST scheme using sequential code analysis",
abstract = "This paper presents a built-in self-test (BiST) scheme for analog to digital converters (ADC) based on a linear ramp generator and efficient output analysis. The proposed analysis method is an alternative to histogram based analysis techniques to provide test time improvements, especially when the resources are scarce. In addition to the measurement of DNL and INL non-monotonic behavior can also be detected with the proposed technique. We present two implementation options based on how much on-chip resources are available. The ramp generator has a high linearity over a full-scale range of IV and the generated ramp signal is capable of testing 13 - bit ADCs. The circuit implementation of the ramp generator utilizes a feedback configuration to improve the linearity having an area of 0.017mm2 in 0.5μm process.",
author = "Erdogan, {Erdem S.} and Sule Ozev",
year = "2007",
doi = "10.1109/DATE.2007.364679",
language = "English (US)",
isbn = "3981080122",
pages = "713--718",
booktitle = "Proceedings -Design, Automation and Test in Europe, DATE",

}

TY - GEN

T1 - An ADC-BiST scheme using sequential code analysis

AU - Erdogan, Erdem S.

AU - Ozev, Sule

PY - 2007

Y1 - 2007

N2 - This paper presents a built-in self-test (BiST) scheme for analog to digital converters (ADC) based on a linear ramp generator and efficient output analysis. The proposed analysis method is an alternative to histogram based analysis techniques to provide test time improvements, especially when the resources are scarce. In addition to the measurement of DNL and INL non-monotonic behavior can also be detected with the proposed technique. We present two implementation options based on how much on-chip resources are available. The ramp generator has a high linearity over a full-scale range of IV and the generated ramp signal is capable of testing 13 - bit ADCs. The circuit implementation of the ramp generator utilizes a feedback configuration to improve the linearity having an area of 0.017mm2 in 0.5μm process.

AB - This paper presents a built-in self-test (BiST) scheme for analog to digital converters (ADC) based on a linear ramp generator and efficient output analysis. The proposed analysis method is an alternative to histogram based analysis techniques to provide test time improvements, especially when the resources are scarce. In addition to the measurement of DNL and INL non-monotonic behavior can also be detected with the proposed technique. We present two implementation options based on how much on-chip resources are available. The ramp generator has a high linearity over a full-scale range of IV and the generated ramp signal is capable of testing 13 - bit ADCs. The circuit implementation of the ramp generator utilizes a feedback configuration to improve the linearity having an area of 0.017mm2 in 0.5μm process.

UR - http://www.scopus.com/inward/record.url?scp=34548316076&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34548316076&partnerID=8YFLogxK

U2 - 10.1109/DATE.2007.364679

DO - 10.1109/DATE.2007.364679

M3 - Conference contribution

AN - SCOPUS:34548316076

SN - 3981080122

SN - 9783981080124

SP - 713

EP - 718

BT - Proceedings -Design, Automation and Test in Europe, DATE

ER -