Al2O3 Insertion Layer for Improved PEALD SiO2/(Al)GaN Interfaces

Jianyi Gao, Mei Hao, Wenwen Li, Zheng Xu, Saptarshi Mandal, Robert Nemanich, Srabanti Chowdhury

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

The development of high-quality gate dielectric/III-N semiconductor interfaces is indispensable to achieve high performance GaN-based high electron mobility transistors (HEMTs). In this work, we present improved interfaces between SiO2 and GaN (or AlGaN) with Al2O3 insertion layer deposited by plasma-enhanced atomic layer deposition (PEALD). Interface state density (Dit) and border trap density (Nbt) were characterized using UV-assisted C–V measurement on metal-oxide-semiconductor capacitors (MOSCAPs). SiO2 with Al2O3 insertion layer exhibited integrated Dit of 1.93 × 1011 cm−2, one order of magnitude lower than that without Al2O3 insertion layer. Nbt of SiO2 with Al2O3 insertion layer is nearly twice of that without Al2O3 insertion layer. Stressed C–V measurement further confirmed improved interface with Al2O3 insertion layer. To investigate the performance of MOS-HEMT using SiO2 with Al2O3 insertion layer as a gate dielectric, pulsed IDS–VGS measurements were performed. MOS-HEMT exhibited positive threshold voltage shift, which is attributed to electron trapping in interface states and border traps.

Original languageEnglish (US)
Article number1700498
JournalPhysica Status Solidi (A) Applications and Materials Science
Volume215
Issue number5
DOIs
StatePublished - Mar 7 2018

Fingerprint

Atomic layer deposition
High electron mobility transistors
atomic layer epitaxy
insertion
Interface states
Gate dielectrics
MOSFET devices
Plasmas
high electron mobility transistors
Threshold voltage
borders
Capacitors
Metals
Semiconductor materials
traps
Electrons
metal oxide semiconductors
threshold voltage
capacitors
trapping

Keywords

  • AlO
  • border traps
  • GaN
  • insertion layers
  • interface state density
  • SiO

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Surfaces and Interfaces
  • Surfaces, Coatings and Films
  • Electrical and Electronic Engineering
  • Materials Chemistry

Cite this

Al2O3 Insertion Layer for Improved PEALD SiO2/(Al)GaN Interfaces. / Gao, Jianyi; Hao, Mei; Li, Wenwen; Xu, Zheng; Mandal, Saptarshi; Nemanich, Robert; Chowdhury, Srabanti.

In: Physica Status Solidi (A) Applications and Materials Science, Vol. 215, No. 5, 1700498, 07.03.2018.

Research output: Contribution to journalArticle

Gao, Jianyi ; Hao, Mei ; Li, Wenwen ; Xu, Zheng ; Mandal, Saptarshi ; Nemanich, Robert ; Chowdhury, Srabanti. / Al2O3 Insertion Layer for Improved PEALD SiO2/(Al)GaN Interfaces. In: Physica Status Solidi (A) Applications and Materials Science. 2018 ; Vol. 215, No. 5.
@article{121807fc29ac4bb7bbcbf5d19ead5963,
title = "Al2O3 Insertion Layer for Improved PEALD SiO2/(Al)GaN Interfaces",
abstract = "The development of high-quality gate dielectric/III-N semiconductor interfaces is indispensable to achieve high performance GaN-based high electron mobility transistors (HEMTs). In this work, we present improved interfaces between SiO2 and GaN (or AlGaN) with Al2O3 insertion layer deposited by plasma-enhanced atomic layer deposition (PEALD). Interface state density (Dit) and border trap density (Nbt) were characterized using UV-assisted C–V measurement on metal-oxide-semiconductor capacitors (MOSCAPs). SiO2 with Al2O3 insertion layer exhibited integrated Dit of 1.93 × 1011 cm−2, one order of magnitude lower than that without Al2O3 insertion layer. Nbt of SiO2 with Al2O3 insertion layer is nearly twice of that without Al2O3 insertion layer. Stressed C–V measurement further confirmed improved interface with Al2O3 insertion layer. To investigate the performance of MOS-HEMT using SiO2 with Al2O3 insertion layer as a gate dielectric, pulsed IDS–VGS measurements were performed. MOS-HEMT exhibited positive threshold voltage shift, which is attributed to electron trapping in interface states and border traps.",
keywords = "AlO, border traps, GaN, insertion layers, interface state density, SiO",
author = "Jianyi Gao and Mei Hao and Wenwen Li and Zheng Xu and Saptarshi Mandal and Robert Nemanich and Srabanti Chowdhury",
year = "2018",
month = "3",
day = "7",
doi = "10.1002/pssa.201700498",
language = "English (US)",
volume = "215",
journal = "Physica Status Solidi (A) Applications and Materials Science",
issn = "1862-6300",
publisher = "Wiley-VCH Verlag",
number = "5",

}

TY - JOUR

T1 - Al2O3 Insertion Layer for Improved PEALD SiO2/(Al)GaN Interfaces

AU - Gao, Jianyi

AU - Hao, Mei

AU - Li, Wenwen

AU - Xu, Zheng

AU - Mandal, Saptarshi

AU - Nemanich, Robert

AU - Chowdhury, Srabanti

PY - 2018/3/7

Y1 - 2018/3/7

N2 - The development of high-quality gate dielectric/III-N semiconductor interfaces is indispensable to achieve high performance GaN-based high electron mobility transistors (HEMTs). In this work, we present improved interfaces between SiO2 and GaN (or AlGaN) with Al2O3 insertion layer deposited by plasma-enhanced atomic layer deposition (PEALD). Interface state density (Dit) and border trap density (Nbt) were characterized using UV-assisted C–V measurement on metal-oxide-semiconductor capacitors (MOSCAPs). SiO2 with Al2O3 insertion layer exhibited integrated Dit of 1.93 × 1011 cm−2, one order of magnitude lower than that without Al2O3 insertion layer. Nbt of SiO2 with Al2O3 insertion layer is nearly twice of that without Al2O3 insertion layer. Stressed C–V measurement further confirmed improved interface with Al2O3 insertion layer. To investigate the performance of MOS-HEMT using SiO2 with Al2O3 insertion layer as a gate dielectric, pulsed IDS–VGS measurements were performed. MOS-HEMT exhibited positive threshold voltage shift, which is attributed to electron trapping in interface states and border traps.

AB - The development of high-quality gate dielectric/III-N semiconductor interfaces is indispensable to achieve high performance GaN-based high electron mobility transistors (HEMTs). In this work, we present improved interfaces between SiO2 and GaN (or AlGaN) with Al2O3 insertion layer deposited by plasma-enhanced atomic layer deposition (PEALD). Interface state density (Dit) and border trap density (Nbt) were characterized using UV-assisted C–V measurement on metal-oxide-semiconductor capacitors (MOSCAPs). SiO2 with Al2O3 insertion layer exhibited integrated Dit of 1.93 × 1011 cm−2, one order of magnitude lower than that without Al2O3 insertion layer. Nbt of SiO2 with Al2O3 insertion layer is nearly twice of that without Al2O3 insertion layer. Stressed C–V measurement further confirmed improved interface with Al2O3 insertion layer. To investigate the performance of MOS-HEMT using SiO2 with Al2O3 insertion layer as a gate dielectric, pulsed IDS–VGS measurements were performed. MOS-HEMT exhibited positive threshold voltage shift, which is attributed to electron trapping in interface states and border traps.

KW - AlO

KW - border traps

KW - GaN

KW - insertion layers

KW - interface state density

KW - SiO

UR - http://www.scopus.com/inward/record.url?scp=85040186060&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85040186060&partnerID=8YFLogxK

U2 - 10.1002/pssa.201700498

DO - 10.1002/pssa.201700498

M3 - Article

VL - 215

JO - Physica Status Solidi (A) Applications and Materials Science

JF - Physica Status Solidi (A) Applications and Materials Science

SN - 1862-6300

IS - 5

M1 - 1700498

ER -