Adapting to varying distribution of unknown response bits

Chandra K H Suresh, Ozgur Sinanoglu, Sule Ozev

Research output: Contribution to journalArticle

Abstract

Traditionally, test patterns that are generated for a given circuit are applied in an identical manner to all manufactured devices until each device under test either fails or passes each test. With increasing process variations, the statistical diversity of manufactured devices is increasing, making such one-sizefits-all approaches increasingly inefficient. Adaptive test techniques address this problem by tailoring the test decisions for the statistical characteristics of the device under test. In this article, we present several adaptive strategies to enable adaptive unknown bit masking for faster-than-at-speed testing so as to ensure no yield loss while attaining the maximum test quality based on tester memory constraints. We also develop a tester-enabled compression scheme that helps alleviate memory constraints further, shifting the tradeoff space favorably to improve test quality.

Original languageEnglish (US)
Article number2835489
JournalACM Transactions on Design Automation of Electronic Systems
Volume21
Issue number2
DOIs
StatePublished - Jan 1 2016

Fingerprint

Data storage equipment
Networks (circuits)
Testing

Keywords

  • Adaptive test
  • Hardware testing
  • Process variations
  • Unknown x's

ASJC Scopus subject areas

  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

Adapting to varying distribution of unknown response bits. / Suresh, Chandra K H; Sinanoglu, Ozgur; Ozev, Sule.

In: ACM Transactions on Design Automation of Electronic Systems, Vol. 21, No. 2, 2835489, 01.01.2016.

Research output: Contribution to journalArticle

@article{4662f1fa7fcc46dba1b984e4a410a56b,
title = "Adapting to varying distribution of unknown response bits",
abstract = "Traditionally, test patterns that are generated for a given circuit are applied in an identical manner to all manufactured devices until each device under test either fails or passes each test. With increasing process variations, the statistical diversity of manufactured devices is increasing, making such one-sizefits-all approaches increasingly inefficient. Adaptive test techniques address this problem by tailoring the test decisions for the statistical characteristics of the device under test. In this article, we present several adaptive strategies to enable adaptive unknown bit masking for faster-than-at-speed testing so as to ensure no yield loss while attaining the maximum test quality based on tester memory constraints. We also develop a tester-enabled compression scheme that helps alleviate memory constraints further, shifting the tradeoff space favorably to improve test quality.",
keywords = "Adaptive test, Hardware testing, Process variations, Unknown x's",
author = "Suresh, {Chandra K H} and Ozgur Sinanoglu and Sule Ozev",
year = "2016",
month = "1",
day = "1",
doi = "10.1145/2835489",
language = "English (US)",
volume = "21",
journal = "ACM Transactions on Design Automation of Electronic Systems",
issn = "1084-4309",
publisher = "Association for Computing Machinery (ACM)",
number = "2",

}

TY - JOUR

T1 - Adapting to varying distribution of unknown response bits

AU - Suresh, Chandra K H

AU - Sinanoglu, Ozgur

AU - Ozev, Sule

PY - 2016/1/1

Y1 - 2016/1/1

N2 - Traditionally, test patterns that are generated for a given circuit are applied in an identical manner to all manufactured devices until each device under test either fails or passes each test. With increasing process variations, the statistical diversity of manufactured devices is increasing, making such one-sizefits-all approaches increasingly inefficient. Adaptive test techniques address this problem by tailoring the test decisions for the statistical characteristics of the device under test. In this article, we present several adaptive strategies to enable adaptive unknown bit masking for faster-than-at-speed testing so as to ensure no yield loss while attaining the maximum test quality based on tester memory constraints. We also develop a tester-enabled compression scheme that helps alleviate memory constraints further, shifting the tradeoff space favorably to improve test quality.

AB - Traditionally, test patterns that are generated for a given circuit are applied in an identical manner to all manufactured devices until each device under test either fails or passes each test. With increasing process variations, the statistical diversity of manufactured devices is increasing, making such one-sizefits-all approaches increasingly inefficient. Adaptive test techniques address this problem by tailoring the test decisions for the statistical characteristics of the device under test. In this article, we present several adaptive strategies to enable adaptive unknown bit masking for faster-than-at-speed testing so as to ensure no yield loss while attaining the maximum test quality based on tester memory constraints. We also develop a tester-enabled compression scheme that helps alleviate memory constraints further, shifting the tradeoff space favorably to improve test quality.

KW - Adaptive test

KW - Hardware testing

KW - Process variations

KW - Unknown x's

UR - http://www.scopus.com/inward/record.url?scp=84957081688&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84957081688&partnerID=8YFLogxK

U2 - 10.1145/2835489

DO - 10.1145/2835489

M3 - Article

VL - 21

JO - ACM Transactions on Design Automation of Electronic Systems

JF - ACM Transactions on Design Automation of Electronic Systems

SN - 1084-4309

IS - 2

M1 - 2835489

ER -