A wafer-level defect screening technique to reduce test and packaging costs for "big-D/small-A" mixed-signal SoCs

Sudarshan Bahukudumbi, Sule Ozev, Krishnendu Chakrabarty, Vikram Iyengar

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

3 Scopus citations

Fingerprint

Dive into the research topics of 'A wafer-level defect screening technique to reduce test and packaging costs for "big-D/small-A" mixed-signal SoCs'. Together they form a unique fingerprint.

Engineering & Materials Science