Abstract

In this paper, a supply chain simulation testbed for the semiconductor industry is proposed. We start by identifying requirements for such reference datasets, and then we identify the main building blocks. The nodes of the supply chain that represent semiconductor wafer fabrication facilities (wafer fabs) are built on a simulation model from the measurement and improvement of manufacturing capacity project. We present two techniques to reduce the modeling and computational burden that are able to deal with load-dependent cycle times in single front-end and back-end facilities and in the overall network. The first method models in detail only the bottlenecks in the nodes of the supply chain, while the second one uses empirical distributions for cycle time and throughput. The quality of these reduction techniques is assessed by comparing the detailed model and the models with a reduced level of detail. We present an application scenario for the testbed by simulating a semiconductor supply network. In addition, the usage of the testbed is discussed.

Original languageEnglish (US)
Article number7944690
Pages (from-to)293-305
Number of pages13
JournalIEEE Transactions on Semiconductor Manufacturing
Volume30
Issue number3
DOIs
StatePublished - Aug 1 2017

Keywords

  • semiconductor manufacturing
  • Simulation
  • simulation experiments
  • supply chain management
  • testbed

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Industrial and Manufacturing Engineering
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'A testbed for simulating semiconductor supply chains'. Together they form a unique fingerprint.

  • Cite this