A synthesis flow toward fast parasitic closure for radio-frequency integrated circuits

Gang Zhang, Enis Dengi, Ronald A. Rohrer, Rob A. Rutenbar, L. Richard Carley

Research output: Contribution to journalConference article

26 Citations (Scopus)

Abstract

An electrical and physical synthesis flow for high-speed analog and radio-frequency circuits is presented in this paper. Novel techniques aiming at fast parasitic closure are employed throughout the flow. Parasitic corners generated based on the earlier placement statistics are included for circuit resizing to enable parasitic robust designs. A performance-driven placement with simultaneous fast incremental global routing is proposed to achieve accurate parasitic estimation. Device tuning is utilized during layout to compensate for layout induced performance degradations. This methodology allows sophisticated macromodels of performances versus device variables and parasitics to be used during layout synthesis to make it truly performance-driven. Experimental results of a 4GHz LNA and a mixer demonstrate fast parasitic closure with this methodology.

Original languageEnglish (US)
Pages (from-to)155-158
Number of pages4
JournalProceedings - Design Automation Conference
StatePublished - Sep 20 2004
Externally publishedYes
EventProceedings of the 41st Design Automation Conference - San Diego, CA, United States
Duration: Jun 7 2004Jun 11 2004

Fingerprint

Integrated circuits
Networks (circuits)
Tuning
Statistics
Degradation

Keywords

  • Layout
  • Modeling
  • Parasitic
  • Radio Frequency
  • Sizing
  • Synthesis

ASJC Scopus subject areas

  • Hardware and Architecture
  • Control and Systems Engineering

Cite this

Zhang, G., Dengi, E., Rohrer, R. A., Rutenbar, R. A., & Carley, L. R. (2004). A synthesis flow toward fast parasitic closure for radio-frequency integrated circuits. Proceedings - Design Automation Conference, 155-158.

A synthesis flow toward fast parasitic closure for radio-frequency integrated circuits. / Zhang, Gang; Dengi, Enis; Rohrer, Ronald A.; Rutenbar, Rob A.; Carley, L. Richard.

In: Proceedings - Design Automation Conference, 20.09.2004, p. 155-158.

Research output: Contribution to journalConference article

Zhang, Gang ; Dengi, Enis ; Rohrer, Ronald A. ; Rutenbar, Rob A. ; Carley, L. Richard. / A synthesis flow toward fast parasitic closure for radio-frequency integrated circuits. In: Proceedings - Design Automation Conference. 2004 ; pp. 155-158.
@article{ea74051954214a00b312294d8f1c21fc,
title = "A synthesis flow toward fast parasitic closure for radio-frequency integrated circuits",
abstract = "An electrical and physical synthesis flow for high-speed analog and radio-frequency circuits is presented in this paper. Novel techniques aiming at fast parasitic closure are employed throughout the flow. Parasitic corners generated based on the earlier placement statistics are included for circuit resizing to enable parasitic robust designs. A performance-driven placement with simultaneous fast incremental global routing is proposed to achieve accurate parasitic estimation. Device tuning is utilized during layout to compensate for layout induced performance degradations. This methodology allows sophisticated macromodels of performances versus device variables and parasitics to be used during layout synthesis to make it truly performance-driven. Experimental results of a 4GHz LNA and a mixer demonstrate fast parasitic closure with this methodology.",
keywords = "Layout, Modeling, Parasitic, Radio Frequency, Sizing, Synthesis",
author = "Gang Zhang and Enis Dengi and Rohrer, {Ronald A.} and Rutenbar, {Rob A.} and Carley, {L. Richard}",
year = "2004",
month = "9",
day = "20",
language = "English (US)",
pages = "155--158",
journal = "Proceedings - Design Automation Conference",
issn = "0738-100X",

}

TY - JOUR

T1 - A synthesis flow toward fast parasitic closure for radio-frequency integrated circuits

AU - Zhang, Gang

AU - Dengi, Enis

AU - Rohrer, Ronald A.

AU - Rutenbar, Rob A.

AU - Carley, L. Richard

PY - 2004/9/20

Y1 - 2004/9/20

N2 - An electrical and physical synthesis flow for high-speed analog and radio-frequency circuits is presented in this paper. Novel techniques aiming at fast parasitic closure are employed throughout the flow. Parasitic corners generated based on the earlier placement statistics are included for circuit resizing to enable parasitic robust designs. A performance-driven placement with simultaneous fast incremental global routing is proposed to achieve accurate parasitic estimation. Device tuning is utilized during layout to compensate for layout induced performance degradations. This methodology allows sophisticated macromodels of performances versus device variables and parasitics to be used during layout synthesis to make it truly performance-driven. Experimental results of a 4GHz LNA and a mixer demonstrate fast parasitic closure with this methodology.

AB - An electrical and physical synthesis flow for high-speed analog and radio-frequency circuits is presented in this paper. Novel techniques aiming at fast parasitic closure are employed throughout the flow. Parasitic corners generated based on the earlier placement statistics are included for circuit resizing to enable parasitic robust designs. A performance-driven placement with simultaneous fast incremental global routing is proposed to achieve accurate parasitic estimation. Device tuning is utilized during layout to compensate for layout induced performance degradations. This methodology allows sophisticated macromodels of performances versus device variables and parasitics to be used during layout synthesis to make it truly performance-driven. Experimental results of a 4GHz LNA and a mixer demonstrate fast parasitic closure with this methodology.

KW - Layout

KW - Modeling

KW - Parasitic

KW - Radio Frequency

KW - Sizing

KW - Synthesis

UR - http://www.scopus.com/inward/record.url?scp=4444289078&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=4444289078&partnerID=8YFLogxK

M3 - Conference article

SP - 155

EP - 158

JO - Proceedings - Design Automation Conference

JF - Proceedings - Design Automation Conference

SN - 0738-100X

ER -