A super-pipelined energy efficient subthreshold 240 MS/s FFT core in 65 nm CMOS

Dongsuk Jeon, Mingoo Seok, Chaitali Chakrabarti, David Blaauw, Dennis Sylvester

Research output: Contribution to journalArticle

48 Citations (Scopus)

Abstract

This paper proposes a design approach targeting circuits operating at extremely low supply voltages, with the goal of reducing the voltage at which energy is minimized, thereby improving the achievable energy efficiency of the circuit. The proposed methods accomplish this by minimizing the circuit's ratio of leakage to active current. The first method, super pipelining, increases the number of pipeline stages compared to conventional ultra low voltage (ULV) pipelining strategies, reducing the leakage/dynamic energy ratio and simultaneously improving performance and energy efficiency. Measurements of super-pipelined multipliers demonstrate 30% energy savings and 1.6× performance improvement. Since super pipelining reduces the logic depth between registers, two-phase latch based design is employed to compensate for reduced averaging effects and provide better variation tolerance. The second technique introduces a parallel-pipelined architecture that suppresses leakage energy by ensuring full utilization of functional units and reduces memory size. We apply these techniques to a 16-b 1024-pt complex-valued Fast Fourier Transform (FFT) core along with low-power first-in first-out (FIFO) design and robust clock distribution network. The FFT core is fabricated in 65 nm CMOS and consumes 15.8 nJ/FFT with a clock frequency of 30 MHz and throughput of 240 Msamples/s at V dd=270 mV, providing 2.4× better nergy efficiency than current state-of-art and > 10× higher throughput than typical ULV designs. Measurements of 60 dies show modest frequency (energy) σ/μ spreads of 7% (2%).

Original languageEnglish (US)
Article number6069820
Pages (from-to)23-34
Number of pages12
JournalIEEE Journal of Solid-State Circuits
Volume47
Issue number1
DOIs
StatePublished - Jan 2012
Externally publishedYes

Fingerprint

Fast Fourier transforms
Electric potential
Energy efficiency
Networks (circuits)
Clock distribution networks
Throughput
Parallel architectures
Clocks
Energy conservation
Pipelines
Data storage equipment

Keywords

  • Fast Fourier Transform (FFT)
  • subthreshold CMOS circuits
  • super-pipelining
  • ultra low voltage (ULV) design

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

A super-pipelined energy efficient subthreshold 240 MS/s FFT core in 65 nm CMOS. / Jeon, Dongsuk; Seok, Mingoo; Chakrabarti, Chaitali; Blaauw, David; Sylvester, Dennis.

In: IEEE Journal of Solid-State Circuits, Vol. 47, No. 1, 6069820, 01.2012, p. 23-34.

Research output: Contribution to journalArticle

Jeon, Dongsuk ; Seok, Mingoo ; Chakrabarti, Chaitali ; Blaauw, David ; Sylvester, Dennis. / A super-pipelined energy efficient subthreshold 240 MS/s FFT core in 65 nm CMOS. In: IEEE Journal of Solid-State Circuits. 2012 ; Vol. 47, No. 1. pp. 23-34.
@article{ded62027b9134663833bc03ed11e83e8,
title = "A super-pipelined energy efficient subthreshold 240 MS/s FFT core in 65 nm CMOS",
abstract = "This paper proposes a design approach targeting circuits operating at extremely low supply voltages, with the goal of reducing the voltage at which energy is minimized, thereby improving the achievable energy efficiency of the circuit. The proposed methods accomplish this by minimizing the circuit's ratio of leakage to active current. The first method, super pipelining, increases the number of pipeline stages compared to conventional ultra low voltage (ULV) pipelining strategies, reducing the leakage/dynamic energy ratio and simultaneously improving performance and energy efficiency. Measurements of super-pipelined multipliers demonstrate 30{\%} energy savings and 1.6× performance improvement. Since super pipelining reduces the logic depth between registers, two-phase latch based design is employed to compensate for reduced averaging effects and provide better variation tolerance. The second technique introduces a parallel-pipelined architecture that suppresses leakage energy by ensuring full utilization of functional units and reduces memory size. We apply these techniques to a 16-b 1024-pt complex-valued Fast Fourier Transform (FFT) core along with low-power first-in first-out (FIFO) design and robust clock distribution network. The FFT core is fabricated in 65 nm CMOS and consumes 15.8 nJ/FFT with a clock frequency of 30 MHz and throughput of 240 Msamples/s at V dd=270 mV, providing 2.4× better nergy efficiency than current state-of-art and > 10× higher throughput than typical ULV designs. Measurements of 60 dies show modest frequency (energy) σ/μ spreads of 7{\%} (2{\%}).",
keywords = "Fast Fourier Transform (FFT), subthreshold CMOS circuits, super-pipelining, ultra low voltage (ULV) design",
author = "Dongsuk Jeon and Mingoo Seok and Chaitali Chakrabarti and David Blaauw and Dennis Sylvester",
year = "2012",
month = "1",
doi = "10.1109/JSSC.2011.2169311",
language = "English (US)",
volume = "47",
pages = "23--34",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "1",

}

TY - JOUR

T1 - A super-pipelined energy efficient subthreshold 240 MS/s FFT core in 65 nm CMOS

AU - Jeon, Dongsuk

AU - Seok, Mingoo

AU - Chakrabarti, Chaitali

AU - Blaauw, David

AU - Sylvester, Dennis

PY - 2012/1

Y1 - 2012/1

N2 - This paper proposes a design approach targeting circuits operating at extremely low supply voltages, with the goal of reducing the voltage at which energy is minimized, thereby improving the achievable energy efficiency of the circuit. The proposed methods accomplish this by minimizing the circuit's ratio of leakage to active current. The first method, super pipelining, increases the number of pipeline stages compared to conventional ultra low voltage (ULV) pipelining strategies, reducing the leakage/dynamic energy ratio and simultaneously improving performance and energy efficiency. Measurements of super-pipelined multipliers demonstrate 30% energy savings and 1.6× performance improvement. Since super pipelining reduces the logic depth between registers, two-phase latch based design is employed to compensate for reduced averaging effects and provide better variation tolerance. The second technique introduces a parallel-pipelined architecture that suppresses leakage energy by ensuring full utilization of functional units and reduces memory size. We apply these techniques to a 16-b 1024-pt complex-valued Fast Fourier Transform (FFT) core along with low-power first-in first-out (FIFO) design and robust clock distribution network. The FFT core is fabricated in 65 nm CMOS and consumes 15.8 nJ/FFT with a clock frequency of 30 MHz and throughput of 240 Msamples/s at V dd=270 mV, providing 2.4× better nergy efficiency than current state-of-art and > 10× higher throughput than typical ULV designs. Measurements of 60 dies show modest frequency (energy) σ/μ spreads of 7% (2%).

AB - This paper proposes a design approach targeting circuits operating at extremely low supply voltages, with the goal of reducing the voltage at which energy is minimized, thereby improving the achievable energy efficiency of the circuit. The proposed methods accomplish this by minimizing the circuit's ratio of leakage to active current. The first method, super pipelining, increases the number of pipeline stages compared to conventional ultra low voltage (ULV) pipelining strategies, reducing the leakage/dynamic energy ratio and simultaneously improving performance and energy efficiency. Measurements of super-pipelined multipliers demonstrate 30% energy savings and 1.6× performance improvement. Since super pipelining reduces the logic depth between registers, two-phase latch based design is employed to compensate for reduced averaging effects and provide better variation tolerance. The second technique introduces a parallel-pipelined architecture that suppresses leakage energy by ensuring full utilization of functional units and reduces memory size. We apply these techniques to a 16-b 1024-pt complex-valued Fast Fourier Transform (FFT) core along with low-power first-in first-out (FIFO) design and robust clock distribution network. The FFT core is fabricated in 65 nm CMOS and consumes 15.8 nJ/FFT with a clock frequency of 30 MHz and throughput of 240 Msamples/s at V dd=270 mV, providing 2.4× better nergy efficiency than current state-of-art and > 10× higher throughput than typical ULV designs. Measurements of 60 dies show modest frequency (energy) σ/μ spreads of 7% (2%).

KW - Fast Fourier Transform (FFT)

KW - subthreshold CMOS circuits

KW - super-pipelining

KW - ultra low voltage (ULV) design

UR - http://www.scopus.com/inward/record.url?scp=84655166985&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84655166985&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2011.2169311

DO - 10.1109/JSSC.2011.2169311

M3 - Article

AN - SCOPUS:84655166985

VL - 47

SP - 23

EP - 34

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 1

M1 - 6069820

ER -