A specialized static content addressable memory for longest prefix matching in internet protocol routing

Satendra Kumar Maurya, Lawrence T. Clark

Research output: Contribution to journalArticle

Abstract

An internet protocol (IP) router forwards packets based on their destination address by finding the longest matching prefix in internal lookup tables. In this paper, a fully static CAM that directly determines the next hop among the stored addresses is described. The proposed design achieves high lookup throughput, optimal memory utilization, integrated priority encoding, and high power efficiency. The proposed address look up architecture is 81.2% more energy efficient than a TCAM implementation while achieving 1.6× higher operating frequency. The proposed CAM uses 67.2% less energy than a previous dynamic internet protocol CAM (IPCAM) design. Simulations carried out using a bulk CMOS 65-nm foundry process show the proposed IPCAM circuits can operate above 1 GHz. With dynamic voltage scaling to VDD = 0.6 V, the proposed design uses 0.85 fJ/bit/search at speeds adequate for 10 G Ethernet requirements. The all static design is amenable to automated circuit design flows, as demonstrated by porting to a commercial 45-nm cell library implementation, and can be pipelined. Finally, the proposed circuit architecture is shown to be scalable to IPv6.

Original languageEnglish (US)
Pages (from-to)350-363
Number of pages14
JournalJournal of Low Power Electronics
Volume7
Issue number3
DOIs
StatePublished - 2011

Fingerprint

Associative storage
Internet protocols
Computer aided manufacturing
Networks (circuits)
Table lookup
Foundries
Ethernet
Routers
Throughput
Data storage equipment

Keywords

  • Associative Memories
  • CIDR
  • Content Addressable Memory (CAM)
  • Internet Protocol (IP) Routing
  • IPv4
  • IPv6
  • LongestPrefix atch
  • Priority Encoder
  • Router
  • Scalability
  • Ternary CAM (TCAM)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

A specialized static content addressable memory for longest prefix matching in internet protocol routing. / Maurya, Satendra Kumar; Clark, Lawrence T.

In: Journal of Low Power Electronics, Vol. 7, No. 3, 2011, p. 350-363.

Research output: Contribution to journalArticle

@article{0dd7cc93488d45aa80fbc851432c9324,
title = "A specialized static content addressable memory for longest prefix matching in internet protocol routing",
abstract = "An internet protocol (IP) router forwards packets based on their destination address by finding the longest matching prefix in internal lookup tables. In this paper, a fully static CAM that directly determines the next hop among the stored addresses is described. The proposed design achieves high lookup throughput, optimal memory utilization, integrated priority encoding, and high power efficiency. The proposed address look up architecture is 81.2{\%} more energy efficient than a TCAM implementation while achieving 1.6× higher operating frequency. The proposed CAM uses 67.2{\%} less energy than a previous dynamic internet protocol CAM (IPCAM) design. Simulations carried out using a bulk CMOS 65-nm foundry process show the proposed IPCAM circuits can operate above 1 GHz. With dynamic voltage scaling to VDD = 0.6 V, the proposed design uses 0.85 fJ/bit/search at speeds adequate for 10 G Ethernet requirements. The all static design is amenable to automated circuit design flows, as demonstrated by porting to a commercial 45-nm cell library implementation, and can be pipelined. Finally, the proposed circuit architecture is shown to be scalable to IPv6.",
keywords = "Associative Memories, CIDR, Content Addressable Memory (CAM), Internet Protocol (IP) Routing, IPv4, IPv6, LongestPrefix atch, Priority Encoder, Router, Scalability, Ternary CAM (TCAM)",
author = "Maurya, {Satendra Kumar} and Clark, {Lawrence T.}",
year = "2011",
doi = "10.1166/jolpe.2011.1142",
language = "English (US)",
volume = "7",
pages = "350--363",
journal = "Journal of Low Power Electronics",
issn = "1546-1998",
publisher = "American Scientific Publishers",
number = "3",

}

TY - JOUR

T1 - A specialized static content addressable memory for longest prefix matching in internet protocol routing

AU - Maurya, Satendra Kumar

AU - Clark, Lawrence T.

PY - 2011

Y1 - 2011

N2 - An internet protocol (IP) router forwards packets based on their destination address by finding the longest matching prefix in internal lookup tables. In this paper, a fully static CAM that directly determines the next hop among the stored addresses is described. The proposed design achieves high lookup throughput, optimal memory utilization, integrated priority encoding, and high power efficiency. The proposed address look up architecture is 81.2% more energy efficient than a TCAM implementation while achieving 1.6× higher operating frequency. The proposed CAM uses 67.2% less energy than a previous dynamic internet protocol CAM (IPCAM) design. Simulations carried out using a bulk CMOS 65-nm foundry process show the proposed IPCAM circuits can operate above 1 GHz. With dynamic voltage scaling to VDD = 0.6 V, the proposed design uses 0.85 fJ/bit/search at speeds adequate for 10 G Ethernet requirements. The all static design is amenable to automated circuit design flows, as demonstrated by porting to a commercial 45-nm cell library implementation, and can be pipelined. Finally, the proposed circuit architecture is shown to be scalable to IPv6.

AB - An internet protocol (IP) router forwards packets based on their destination address by finding the longest matching prefix in internal lookup tables. In this paper, a fully static CAM that directly determines the next hop among the stored addresses is described. The proposed design achieves high lookup throughput, optimal memory utilization, integrated priority encoding, and high power efficiency. The proposed address look up architecture is 81.2% more energy efficient than a TCAM implementation while achieving 1.6× higher operating frequency. The proposed CAM uses 67.2% less energy than a previous dynamic internet protocol CAM (IPCAM) design. Simulations carried out using a bulk CMOS 65-nm foundry process show the proposed IPCAM circuits can operate above 1 GHz. With dynamic voltage scaling to VDD = 0.6 V, the proposed design uses 0.85 fJ/bit/search at speeds adequate for 10 G Ethernet requirements. The all static design is amenable to automated circuit design flows, as demonstrated by porting to a commercial 45-nm cell library implementation, and can be pipelined. Finally, the proposed circuit architecture is shown to be scalable to IPv6.

KW - Associative Memories

KW - CIDR

KW - Content Addressable Memory (CAM)

KW - Internet Protocol (IP) Routing

KW - IPv4

KW - IPv6

KW - LongestPrefix atch

KW - Priority Encoder

KW - Router

KW - Scalability

KW - Ternary CAM (TCAM)

UR - http://www.scopus.com/inward/record.url?scp=84857207837&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84857207837&partnerID=8YFLogxK

U2 - 10.1166/jolpe.2011.1142

DO - 10.1166/jolpe.2011.1142

M3 - Article

AN - SCOPUS:84857207837

VL - 7

SP - 350

EP - 363

JO - Journal of Low Power Electronics

JF - Journal of Low Power Electronics

SN - 1546-1998

IS - 3

ER -