A short survey at the intersection of reliability and security in processor architecture designs

Lake Bu, Miguel Mark, Michel Kinsy

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Scopus citations

Abstract

Over the next decade, processor design will encounter a number of challenges. The ongoing miniaturization of semiconductor manufacturing technologies that has enabled the integration of hundreds to thousands of processing cores on a single chip is pushing the limits of physical laws. The fabrication process has also grown more complex and globalized with widespread use of third-party IPs (intellectual properties). This development ecosystem has complicated the security and trust view of processors. Some of the pressing processor architecture design questions are: (1) how to use reconfiguration and redundancy to improve reliability without introducing additional and potentially insecure system states, (2) what analytical models lend themselves best to the joint implementation of reliability and security in these systems, and (3) how to optimally and securely share resources and data among processing elements with high degree of reliability. In this work, we present and discuss (1) principal reliability approaches-error correction code, modular redundancy, (2) processor architecture specific reliability, (3) major secure processor architectures. We also highlight key features of a small representative class of the secure and reliable architectures.

Original languageEnglish (US)
Title of host publicationProceedings - 2018 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2018
PublisherIEEE Computer Society
Pages118-123
Number of pages6
ISBN (Print)9781538670996
DOIs
StatePublished - Aug 7 2018
Externally publishedYes
Event17th IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2018 - Hong Kong, Hong Kong
Duration: Jul 9 2018Jul 11 2018

Publication series

NameProceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI
Volume2018-July
ISSN (Print)2159-3469
ISSN (Electronic)2159-3477

Conference

Conference17th IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2018
Country/TerritoryHong Kong
CityHong Kong
Period7/9/187/11/18

Keywords

  • Architecture
  • Multicore
  • Processor
  • Reliability
  • Security
  • Survey

ASJC Scopus subject areas

  • Hardware and Architecture
  • Control and Systems Engineering
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'A short survey at the intersection of reliability and security in processor architecture designs'. Together they form a unique fingerprint.

Cite this