A robust edge encoding technique for energy-efficient multi-cycle interconnect

Jae-sun Seo, Dennis Sylvester, David Blaauw, Himanshu Kaul, Ram Krishnamurthy

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)

Abstract

In this paper, we propose a new edge encoding technique to reduce the energy consumption in multi-cycle interconnects. Both average and worst-case energy are reduced by desynchronizing the edges of rising and falling transitions. In a 1.2V 65nm CMOS technology, the approach achieves up to 31% energy reduction with no latency overhead over optimally designed conventional busses due to coupling capacitance reductions. The technique further reduces energy consumption by 38% with iso-throughput at the expense of one-cycle latency. Energy savings are shown to be more robust to process variations than previous techniques.

Original languageEnglish (US)
Title of host publicationProceedings of the International Symposium on Low Power Electronics and Design
Pages68-73
Number of pages6
DOIs
StatePublished - 2007
Externally publishedYes
EventISLPED'07: 2007 International Symposium on Low Power Electronics and Design - Portland, OR, United States
Duration: Aug 27 2007Aug 29 2007

Other

OtherISLPED'07: 2007 International Symposium on Low Power Electronics and Design
CountryUnited States
CityPortland, OR
Period8/27/078/29/07

Fingerprint

Energy utilization
Energy conservation
Capacitance
Throughput

Keywords

  • Encoding
  • Interconnect
  • Multi-cycle interconnect
  • Repeaters

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Seo, J., Sylvester, D., Blaauw, D., Kaul, H., & Krishnamurthy, R. (2007). A robust edge encoding technique for energy-efficient multi-cycle interconnect. In Proceedings of the International Symposium on Low Power Electronics and Design (pp. 68-73) https://doi.org/10.1145/1283780.1283796

A robust edge encoding technique for energy-efficient multi-cycle interconnect. / Seo, Jae-sun; Sylvester, Dennis; Blaauw, David; Kaul, Himanshu; Krishnamurthy, Ram.

Proceedings of the International Symposium on Low Power Electronics and Design. 2007. p. 68-73.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Seo, J, Sylvester, D, Blaauw, D, Kaul, H & Krishnamurthy, R 2007, A robust edge encoding technique for energy-efficient multi-cycle interconnect. in Proceedings of the International Symposium on Low Power Electronics and Design. pp. 68-73, ISLPED'07: 2007 International Symposium on Low Power Electronics and Design, Portland, OR, United States, 8/27/07. https://doi.org/10.1145/1283780.1283796
Seo J, Sylvester D, Blaauw D, Kaul H, Krishnamurthy R. A robust edge encoding technique for energy-efficient multi-cycle interconnect. In Proceedings of the International Symposium on Low Power Electronics and Design. 2007. p. 68-73 https://doi.org/10.1145/1283780.1283796
Seo, Jae-sun ; Sylvester, Dennis ; Blaauw, David ; Kaul, Himanshu ; Krishnamurthy, Ram. / A robust edge encoding technique for energy-efficient multi-cycle interconnect. Proceedings of the International Symposium on Low Power Electronics and Design. 2007. pp. 68-73
@inproceedings{2e07a8f3e8064b3c8f09feec2db753e0,
title = "A robust edge encoding technique for energy-efficient multi-cycle interconnect",
abstract = "In this paper, we propose a new edge encoding technique to reduce the energy consumption in multi-cycle interconnects. Both average and worst-case energy are reduced by desynchronizing the edges of rising and falling transitions. In a 1.2V 65nm CMOS technology, the approach achieves up to 31{\%} energy reduction with no latency overhead over optimally designed conventional busses due to coupling capacitance reductions. The technique further reduces energy consumption by 38{\%} with iso-throughput at the expense of one-cycle latency. Energy savings are shown to be more robust to process variations than previous techniques.",
keywords = "Encoding, Interconnect, Multi-cycle interconnect, Repeaters",
author = "Jae-sun Seo and Dennis Sylvester and David Blaauw and Himanshu Kaul and Ram Krishnamurthy",
year = "2007",
doi = "10.1145/1283780.1283796",
language = "English (US)",
isbn = "1595937099",
pages = "68--73",
booktitle = "Proceedings of the International Symposium on Low Power Electronics and Design",

}

TY - GEN

T1 - A robust edge encoding technique for energy-efficient multi-cycle interconnect

AU - Seo, Jae-sun

AU - Sylvester, Dennis

AU - Blaauw, David

AU - Kaul, Himanshu

AU - Krishnamurthy, Ram

PY - 2007

Y1 - 2007

N2 - In this paper, we propose a new edge encoding technique to reduce the energy consumption in multi-cycle interconnects. Both average and worst-case energy are reduced by desynchronizing the edges of rising and falling transitions. In a 1.2V 65nm CMOS technology, the approach achieves up to 31% energy reduction with no latency overhead over optimally designed conventional busses due to coupling capacitance reductions. The technique further reduces energy consumption by 38% with iso-throughput at the expense of one-cycle latency. Energy savings are shown to be more robust to process variations than previous techniques.

AB - In this paper, we propose a new edge encoding technique to reduce the energy consumption in multi-cycle interconnects. Both average and worst-case energy are reduced by desynchronizing the edges of rising and falling transitions. In a 1.2V 65nm CMOS technology, the approach achieves up to 31% energy reduction with no latency overhead over optimally designed conventional busses due to coupling capacitance reductions. The technique further reduces energy consumption by 38% with iso-throughput at the expense of one-cycle latency. Energy savings are shown to be more robust to process variations than previous techniques.

KW - Encoding

KW - Interconnect

KW - Multi-cycle interconnect

KW - Repeaters

UR - http://www.scopus.com/inward/record.url?scp=36949017447&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=36949017447&partnerID=8YFLogxK

U2 - 10.1145/1283780.1283796

DO - 10.1145/1283780.1283796

M3 - Conference contribution

SN - 1595937099

SN - 9781595937094

SP - 68

EP - 73

BT - Proceedings of the International Symposium on Low Power Electronics and Design

ER -