A predictable and command-level priority-based DRAM controller for mixed-criticality systems

Hokeun Kim, David Bromany, Edward A. Lee, Michael Zimmer, Aviral Shrivastava, Junkwang Oh

Research output: Chapter in Book/Report/Conference proceedingConference contribution

26 Scopus citations

Abstract

Mixed-criticality systems have tasks with different criticality levels running on the same hardware platform. Today's DRAM controllers cannot adequately satisfy the often conflicting requirements of tightly bounded worst-case latency for critical tasks and high performance for non-critical real-time tasks. We propose a DRAM memory controller that meets these requirements by using bank-aware address mapping and DRAM command-level priority-based scheduling with preemption. Many standard DRAM controllers can be extended with our approach, incurring no performance penalty when critical tasks are not generating DRAM requests. Our approach is evaluated by replaying memory traces obtained from executing benchmarks on an ARM ISA-based processor with caches, which is simulated on the gem5 architecture simulator. We compare our approach against previous TDM-based approaches, showing that our proposed memory controller achieves dramatically higher performance for non-critical tasks, without any significant impact on the worstcase latency of critical tasks.

Original languageEnglish (US)
Title of host publicationProceedings - 21st IEEE Real Time and Embedded Technology and Applications Symposium, RTAS 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages317-326
Number of pages10
ISBN (Electronic)9781479986033
DOIs
StatePublished - May 14 2015
Event21st IEEE Real Time and Embedded Technology and Applications Symposium, RTAS 2015 - Seattle, United States
Duration: Apr 13 2015Apr 16 2015

Publication series

NameProceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS
Volume2015-May
ISSN (Print)1545-3421

Other

Other21st IEEE Real Time and Embedded Technology and Applications Symposium, RTAS 2015
CountryUnited States
CitySeattle
Period4/13/154/16/15

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint Dive into the research topics of 'A predictable and command-level priority-based DRAM controller for mixed-criticality systems'. Together they form a unique fingerprint.

Cite this