Abstract
In many applications, such as digital signal processing, data format converters (DFC) are used to reformat the data transferred between processing modules. Various methods have been proposed to synthesize DFC architectures while optimizing the number of registers used to store the data. In this brief, we present a new register allocation scheme which not only minimizes the number of registers, but also minimizes the power consumption in the DFC. Low-power DFC's are synthesized by minimizing the transitions and interconnections between the registers used to store the data. We present both a heuristic and an integer linear programming formulation to solve the allocation problem. Our method shows significant improvement over previous techniques.
Original language | English (US) |
---|---|
Pages (from-to) | 1250-1253 |
Number of pages | 4 |
Journal | IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing |
Volume | 46 |
Issue number | 9 |
DOIs | |
State | Published - Sep 1999 |
Keywords
- Data format converters, ilp, low power
ASJC Scopus subject areas
- Signal Processing
- Electrical and Electronic Engineering