A neural rehabilitation chip with neural recording, peak detection, spike rate counter, and biphasic neural stimulator

Hongjiang Song; Chen Chen; Meng Wei Lin; Kaijun Li; Jennifer Blain Christen

doi:10.1109/SOCC.2014.6948965

A neural rehabilitation chip with neural recording, peak detection, spike rate counter, and biphasic neural stimulator

Hongjiang Song, Chen Chen, Meng Wei Lin, Kaijun Li, Jennifer Blain Christen

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Scopus citations

Abstract

We demonstrate an integrated circuit to be used as a neural prosthetic. The circuit is designed to record and amplify neural signals. The amplified neural signals are fed through to a sigma-delta analog to digital converter. The output of the sigma-delta is used to control the frequency of a voltage controlled oscillator circuit. The resulting signal is the output of the circuit to be transmitted wirelessly in the next version of the chip. In addition, the amplified neural signal is introduced to a peak detection circuit. The interval between detected peaks is determined and used to trigger a biphasic neural stimulation circuit. The chip is intended as a rehabilitation device for patients suffering from traumatic brain injury or stroke. The chip detect the signals near the damaged area of the brain and reroute the signals to healthy neurons. Our goal is to enable rehabilitation through rerouting and reprogramming of the brain to take advantage of neural plasticity. The chip was implemented in a standard 0.5 μm CMOS process.

Original language	English (US)
Title of host publication	International System on Chip Conference
Editors	Kaijian Shi, Thomas Buchner, Danella Zhao, Ramalingam Sridhar
Publisher	IEEE Computer Society
Pages	415-419
Number of pages	5
ISBN (Electronic)	9781479933785
DOIs	https://doi.org/10.1109/SOCC.2014.6948965
State	Published - Nov 5 2014
Event	27th IEEE International System on Chip Conference, SOCC 2014 - Las Vegas, United States Duration: Sep 2 2014 → Sep 5 2014

Publication series

Name	International System on Chip Conference
ISSN (Print)	2164-1676
ISSN (Electronic)	2164-1706

Other

Other	27th IEEE International System on Chip Conference, SOCC 2014
Country/Territory	United States
City	Las Vegas
Period	9/2/14 → 9/5/14

ASJC Scopus subject areas

Hardware and Architecture
Control and Systems Engineering
Electrical and Electronic Engineering

Access to Document

10.1109/SOCC.2014.6948965

Cite this

Song, H., Chen, C., Lin, M. W., Li, K., & Blain Christen, J. (2014). A neural rehabilitation chip with neural recording, peak detection, spike rate counter, and biphasic neural stimulator. In K. Shi, T. Buchner, D. Zhao, & R. Sridhar (Eds.), International System on Chip Conference (pp. 415-419). Article 6948965 (International System on Chip Conference). IEEE Computer Society. https://doi.org/10.1109/SOCC.2014.6948965

A neural rehabilitation chip with neural recording, peak detection, spike rate counter, and biphasic neural stimulator. / Song, Hongjiang; Chen, Chen; Lin, Meng Wei et al.
International System on Chip Conference. ed. / Kaijian Shi; Thomas Buchner; Danella Zhao; Ramalingam Sridhar. IEEE Computer Society, 2014. p. 415-419 6948965 (International System on Chip Conference).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Song, H, Chen, C, Lin, MW, Li, K & Blain Christen, J 2014, A neural rehabilitation chip with neural recording, peak detection, spike rate counter, and biphasic neural stimulator. in K Shi, T Buchner, D Zhao & R Sridhar (eds), International System on Chip Conference., 6948965, International System on Chip Conference, IEEE Computer Society, pp. 415-419, 27th IEEE International System on Chip Conference, SOCC 2014, Las Vegas, United States, 9/2/14. https://doi.org/10.1109/SOCC.2014.6948965

Song H, Chen C, Lin MW, Li K, Blain Christen J. A neural rehabilitation chip with neural recording, peak detection, spike rate counter, and biphasic neural stimulator. In Shi K, Buchner T, Zhao D, Sridhar R, editors, International System on Chip Conference. IEEE Computer Society. 2014. p. 415-419. 6948965. (International System on Chip Conference). doi: 10.1109/SOCC.2014.6948965

Song, Hongjiang ; Chen, Chen ; Lin, Meng Wei et al. / A neural rehabilitation chip with neural recording, peak detection, spike rate counter, and biphasic neural stimulator. International System on Chip Conference. editor / Kaijian Shi ; Thomas Buchner ; Danella Zhao ; Ramalingam Sridhar. IEEE Computer Society, 2014. pp. 415-419 (International System on Chip Conference).

@inproceedings{8758edec4e5f4df8b3ea6866cda8f47a,

title = "A neural rehabilitation chip with neural recording, peak detection, spike rate counter, and biphasic neural stimulator",

abstract = "We demonstrate an integrated circuit to be used as a neural prosthetic. The circuit is designed to record and amplify neural signals. The amplified neural signals are fed through to a sigma-delta analog to digital converter. The output of the sigma-delta is used to control the frequency of a voltage controlled oscillator circuit. The resulting signal is the output of the circuit to be transmitted wirelessly in the next version of the chip. In addition, the amplified neural signal is introduced to a peak detection circuit. The interval between detected peaks is determined and used to trigger a biphasic neural stimulation circuit. The chip is intended as a rehabilitation device for patients suffering from traumatic brain injury or stroke. The chip detect the signals near the damaged area of the brain and reroute the signals to healthy neurons. Our goal is to enable rehabilitation through rerouting and reprogramming of the brain to take advantage of neural plasticity. The chip was implemented in a standard 0.5 μm CMOS process.",

author = "Hongjiang Song and Chen Chen and Lin, {Meng Wei} and Kaijun Li and {Blain Christen}, Jennifer",

note = "Publisher Copyright: {\textcopyright} 2014 IEEE.; 27th IEEE International System on Chip Conference, SOCC 2014 ; Conference date: 02-09-2014 Through 05-09-2014",

year = "2014",

month = nov,

day = "5",

doi = "10.1109/SOCC.2014.6948965",

language = "English (US)",

series = "International System on Chip Conference",

publisher = "IEEE Computer Society",

pages = "415--419",

editor = "Kaijian Shi and Thomas Buchner and Danella Zhao and Ramalingam Sridhar",

booktitle = "International System on Chip Conference",

}

TY - GEN

T1 - A neural rehabilitation chip with neural recording, peak detection, spike rate counter, and biphasic neural stimulator

AU - Song, Hongjiang

AU - Chen, Chen

AU - Lin, Meng Wei

AU - Li, Kaijun

AU - Blain Christen, Jennifer

PY - 2014/11/5

Y1 - 2014/11/5

N2 - We demonstrate an integrated circuit to be used as a neural prosthetic. The circuit is designed to record and amplify neural signals. The amplified neural signals are fed through to a sigma-delta analog to digital converter. The output of the sigma-delta is used to control the frequency of a voltage controlled oscillator circuit. The resulting signal is the output of the circuit to be transmitted wirelessly in the next version of the chip. In addition, the amplified neural signal is introduced to a peak detection circuit. The interval between detected peaks is determined and used to trigger a biphasic neural stimulation circuit. The chip is intended as a rehabilitation device for patients suffering from traumatic brain injury or stroke. The chip detect the signals near the damaged area of the brain and reroute the signals to healthy neurons. Our goal is to enable rehabilitation through rerouting and reprogramming of the brain to take advantage of neural plasticity. The chip was implemented in a standard 0.5 μm CMOS process.

AB - We demonstrate an integrated circuit to be used as a neural prosthetic. The circuit is designed to record and amplify neural signals. The amplified neural signals are fed through to a sigma-delta analog to digital converter. The output of the sigma-delta is used to control the frequency of a voltage controlled oscillator circuit. The resulting signal is the output of the circuit to be transmitted wirelessly in the next version of the chip. In addition, the amplified neural signal is introduced to a peak detection circuit. The interval between detected peaks is determined and used to trigger a biphasic neural stimulation circuit. The chip is intended as a rehabilitation device for patients suffering from traumatic brain injury or stroke. The chip detect the signals near the damaged area of the brain and reroute the signals to healthy neurons. Our goal is to enable rehabilitation through rerouting and reprogramming of the brain to take advantage of neural plasticity. The chip was implemented in a standard 0.5 μm CMOS process.

UR - http://www.scopus.com/inward/record.url?scp=84911866269&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84911866269&partnerID=8YFLogxK

U2 - 10.1109/SOCC.2014.6948965

DO - 10.1109/SOCC.2014.6948965

M3 - Conference contribution

AN - SCOPUS:84911866269

T3 - International System on Chip Conference

SP - 415

EP - 419

BT - International System on Chip Conference

A2 - Shi, Kaijian

A2 - Buchner, Thomas

A2 - Zhao, Danella

A2 - Sridhar, Ramalingam

PB - IEEE Computer Society

T2 - 27th IEEE International System on Chip Conference, SOCC 2014

Y2 - 2 September 2014 through 5 September 2014

ER -

A neural rehabilitation chip with neural recording, peak detection, spike rate counter, and biphasic neural stimulator

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this