Skip to main navigation
Skip to search
Skip to main content
Arizona State University Home
Home
Profiles
Departments and Centers
Scholarly Works
Activities
Equipment
Grants
Datasets
Prizes
Search by expertise, name or affiliation
A Method of Obfuscating Digital Logic Circuits Using Threshold Voltage
Sarma Vrudhula
(Inventor)
Arizona State University
Research output
:
Patent
Overview
Fingerprint
Fingerprint
Dive into the research topics of 'A Method of Obfuscating Digital Logic Circuits Using Threshold Voltage'. Together they form a unique fingerprint.
Sort by
Weight
Alphabetically
Business & Economics
Logic
100%
Functionality
95%
Reverse Engineering
63%
Intellectual Property
38%
Hardware
29%
Semiconductor Manufacturing
18%
Inventor
16%
Manufacturing
13%
Costs
5%
Industry
5%