A Method of Obfuscating Digital Logic Circuits Using Threshold Voltage

Sarma Vrudhula (Inventor)

Research output: Patent


Growing competition in the silicon industry has increased reverse engineering aimed at stealing hardware intellectual property. Due to the increase, hardware obfuscation, or concealing the functionality of a circuit design, has become vital. Digital circuits rely on a threshold logic gate function controlled by threshold voltages can be leveraged to hide a circuits functionality. The threshold voltage characteristic is nearly impossible to obtain through reverse engineering which ultimately provides a reliable way for scientists to obfuscate a circuits functionality. Researchers at ASU have developed a method to completely hide the functionality of a digital circuit by using a unique aspect of threshold functions in threshold logic gate circuitry. The output of the circuits threshold logic function is a function of multiple weighted inputs with a difference in threshold voltage high enough such that small weights for high threshold voltage values are removed from calculation. As threshold voltage is complex to determine, one cannot observe that some inputs are removed, creating a smaller design with a functionality that is complex to determine. Potential Applications Digital Intellectual Property Protection Digital Circuit and Semiconductor Manufacturing Benefits and Advantages Effective The calculation removes certain inputs, making reverse engineering of the logic circuit nearly impossible Lower Cost The hidden input values make it possible to hide functionality from a foundry, allowing makers to split manufacturing into separate, cheaper processes Download Original PDF For more information about the inventor(s) and their research, please see: Dr. Sarma Vrudhula's directory webpage
Original languageEnglish (US)
StatePublished - Oct 11 2015


Dive into the research topics of 'A Method of Obfuscating Digital Logic Circuits Using Threshold Voltage'. Together they form a unique fingerprint.

Cite this