TY - GEN
T1 - A Low Standby Power Flip-flop with Reduced Circuit and Control Complexity
AU - Clark, Lawrence T.
AU - Kabir, Mohammed
AU - Knudsen, Jonathan E.
N1 - Publisher Copyright:
© 2007 IEEE.
PY - 2007
Y1 - 2007
N2 - A flip-flop using a combination of thin and thick gate transistors combines high performance and low standby power. Setup and hold times are controlled by the master latch implemented in high performance transistors, while a thick gate slave latch provides state retention at low standby power when the high performance circuit power supply is gated off. The design has reduced circuit and power-down control complexity compared to previously described circuits using thick gate shadow latches for low standby power state storage. Measured test chip results on a foundry 130 nm process prove the viability of the design. The thick gate shadow latches are shown to have good retention capability at low supply voltages, suggesting that reduced shadow latch supply voltage during standby will be effective at mitigating the drain to bulk leakage components that are increasingly limiting for low power standby modes.
AB - A flip-flop using a combination of thin and thick gate transistors combines high performance and low standby power. Setup and hold times are controlled by the master latch implemented in high performance transistors, while a thick gate slave latch provides state retention at low standby power when the high performance circuit power supply is gated off. The design has reduced circuit and power-down control complexity compared to previously described circuits using thick gate shadow latches for low standby power state storage. Measured test chip results on a foundry 130 nm process prove the viability of the design. The thick gate shadow latches are shown to have good retention capability at low supply voltages, suggesting that reduced shadow latch supply voltage during standby will be effective at mitigating the drain to bulk leakage components that are increasingly limiting for low power standby modes.
UR - http://www.scopus.com/inward/record.url?scp=68549131962&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=68549131962&partnerID=8YFLogxK
U2 - 10.1109/CICC.2007.4405796
DO - 10.1109/CICC.2007.4405796
M3 - Conference contribution
AN - SCOPUS:68549131962
T3 - Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, CICC 2007
SP - 571
EP - 574
BT - Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, CICC 2007
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 29th Annual IEEE Custom Integrated Circuits Conference, CICC 2007
Y2 - 16 September 2007 through 19 September 2007
ER -