TY - JOUR
T1 - A Low Ripple Switched-Capacitor Voltage Regulator Using Flying Capacitance Dithering
AU - Bang, Suyoung
AU - Seo, Jae-sun
AU - Chang, Leland
AU - Blaauw, David
AU - Sylvester, Dennis
PY - 2016/1/20
Y1 - 2016/1/20
N2 - In this work, a switched-capacitor voltage regulator (SCVR) that dithers flying capacitance to reduce output voltage ripple is presented, and the benefits of such ripple reduction are investigated. In the proposed technique, SC converters are designed to run at the maximum available frequency, and the flying capacitance for different phases is adjusted according to load current change through comparators and a digital controller. The proposed technique is demonstrated in a 65 nm test chip consisting of a 40-phase SCVR with 4b capacitance modulation (CM) and a 2:1 conversion ratio. On-chip circuits for ripple measurement and load performance monitoring were included to accurately assess the magnitude and impact of ripple reduction. Measurement results show that at a 2.3 V input, an on-chip ripple magnitude of 6–16 mV at 1 V output is achieved for 11–142 mA load. Peak efficiency is 70.8% at a power density of [Formula: see text] .
AB - In this work, a switched-capacitor voltage regulator (SCVR) that dithers flying capacitance to reduce output voltage ripple is presented, and the benefits of such ripple reduction are investigated. In the proposed technique, SC converters are designed to run at the maximum available frequency, and the flying capacitance for different phases is adjusted according to load current change through comparators and a digital controller. The proposed technique is demonstrated in a 65 nm test chip consisting of a 40-phase SCVR with 4b capacitance modulation (CM) and a 2:1 conversion ratio. On-chip circuits for ripple measurement and load performance monitoring were included to accurately assess the magnitude and impact of ripple reduction. Measurement results show that at a 2.3 V input, an on-chip ripple magnitude of 6–16 mV at 1 V output is achieved for 11–142 mA load. Peak efficiency is 70.8% at a power density of [Formula: see text] .
UR - http://www.scopus.com/inward/record.url?scp=84955112341&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84955112341&partnerID=8YFLogxK
U2 - 10.1109/JSSC.2015.2507361
DO - 10.1109/JSSC.2015.2507361
M3 - Article
AN - SCOPUS:84955112341
JO - IEEE Journal of Solid-State Circuits
JF - IEEE Journal of Solid-State Circuits
SN - 0018-9200
ER -