Fingerprint
Dive into the research topics of 'A leakage estimation and reduction technique for scaled CMOS logic circuits considering gate-leakage'. Together they form a unique fingerprint.- Sort by
- Weight
- Alphabetically
A leakage estimation and reduction technique for scaled CMOS logic circuits considering gate-leakage
Hafijur Rahman, Chaitali Chakrabarti
Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
23
Scopus
citations