A high performance JPEG2000 architecture

Kishore Andra, Chaitali Chakrabarti, Tinku Acharya

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)

Abstract

JPEG2000 is an upcoming compression standard for still images that has a feature set well tuned for diverse data dissemination required in the present wireless and internet age. These features are possible due to adaptation of discrete wavelet transform, intra-subband bit plane coding and binary arithmetic coding. All the three algorithms are complex and require substantial number of memory accesses. In this paper we propose a system level architecture capable of encoding and decoding using the JPEG2000 core algorithm. The key components include dedicated architectures for wavelet, bit plane and arithmetic coders and memory interfacing between the coders. The system architecture has been implemented in VHDL and its performance evaluated for a set of images. The estimated area of the architecture, in 0.18 μ technology, is 3 mm square and the estimated frequency of operation is 200 Mhz.

Original languageEnglish (US)
Title of host publicationProceedings - IEEE International Symposium on Circuits and Systems
Volume1
StatePublished - 2002
Event2002 IEEE International Symposium on Circuits and Systems - Phoenix, AZ, United States
Duration: May 26 2002May 29 2002

Other

Other2002 IEEE International Symposium on Circuits and Systems
CountryUnited States
CityPhoenix, AZ
Period5/26/025/29/02

Fingerprint

Data storage equipment
Computer hardware description languages
Discrete wavelet transforms
Decoding
Internet

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Andra, K., Chakrabarti, C., & Acharya, T. (2002). A high performance JPEG2000 architecture. In Proceedings - IEEE International Symposium on Circuits and Systems (Vol. 1)

A high performance JPEG2000 architecture. / Andra, Kishore; Chakrabarti, Chaitali; Acharya, Tinku.

Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 1 2002.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Andra, K, Chakrabarti, C & Acharya, T 2002, A high performance JPEG2000 architecture. in Proceedings - IEEE International Symposium on Circuits and Systems. vol. 1, 2002 IEEE International Symposium on Circuits and Systems, Phoenix, AZ, United States, 5/26/02.
Andra K, Chakrabarti C, Acharya T. A high performance JPEG2000 architecture. In Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 1. 2002
Andra, Kishore ; Chakrabarti, Chaitali ; Acharya, Tinku. / A high performance JPEG2000 architecture. Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 1 2002.
@inproceedings{e445e340c7c443b7a4b1429d2897a76f,
title = "A high performance JPEG2000 architecture",
abstract = "JPEG2000 is an upcoming compression standard for still images that has a feature set well tuned for diverse data dissemination required in the present wireless and internet age. These features are possible due to adaptation of discrete wavelet transform, intra-subband bit plane coding and binary arithmetic coding. All the three algorithms are complex and require substantial number of memory accesses. In this paper we propose a system level architecture capable of encoding and decoding using the JPEG2000 core algorithm. The key components include dedicated architectures for wavelet, bit plane and arithmetic coders and memory interfacing between the coders. The system architecture has been implemented in VHDL and its performance evaluated for a set of images. The estimated area of the architecture, in 0.18 μ technology, is 3 mm square and the estimated frequency of operation is 200 Mhz.",
author = "Kishore Andra and Chaitali Chakrabarti and Tinku Acharya",
year = "2002",
language = "English (US)",
volume = "1",
booktitle = "Proceedings - IEEE International Symposium on Circuits and Systems",

}

TY - GEN

T1 - A high performance JPEG2000 architecture

AU - Andra, Kishore

AU - Chakrabarti, Chaitali

AU - Acharya, Tinku

PY - 2002

Y1 - 2002

N2 - JPEG2000 is an upcoming compression standard for still images that has a feature set well tuned for diverse data dissemination required in the present wireless and internet age. These features are possible due to adaptation of discrete wavelet transform, intra-subband bit plane coding and binary arithmetic coding. All the three algorithms are complex and require substantial number of memory accesses. In this paper we propose a system level architecture capable of encoding and decoding using the JPEG2000 core algorithm. The key components include dedicated architectures for wavelet, bit plane and arithmetic coders and memory interfacing between the coders. The system architecture has been implemented in VHDL and its performance evaluated for a set of images. The estimated area of the architecture, in 0.18 μ technology, is 3 mm square and the estimated frequency of operation is 200 Mhz.

AB - JPEG2000 is an upcoming compression standard for still images that has a feature set well tuned for diverse data dissemination required in the present wireless and internet age. These features are possible due to adaptation of discrete wavelet transform, intra-subband bit plane coding and binary arithmetic coding. All the three algorithms are complex and require substantial number of memory accesses. In this paper we propose a system level architecture capable of encoding and decoding using the JPEG2000 core algorithm. The key components include dedicated architectures for wavelet, bit plane and arithmetic coders and memory interfacing between the coders. The system architecture has been implemented in VHDL and its performance evaluated for a set of images. The estimated area of the architecture, in 0.18 μ technology, is 3 mm square and the estimated frequency of operation is 200 Mhz.

UR - http://www.scopus.com/inward/record.url?scp=0036292506&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036292506&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0036292506

VL - 1

BT - Proceedings - IEEE International Symposium on Circuits and Systems

ER -