A DC-DC digitally controlled buck regulator utilizing first-order Σ-Δ frequency discriminators

Hani Ahmad, Bertan Bakkaloglu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

This paper describes a novel feedback digitization architecture for a digitally controlled PWM DC-DC buck converter. A combination of a VCO followed by an all digital first-order Σ-Δ frequency discriminators (SDFD) is used as a feedback analog-to-digital converter (ADC). The output of the discriminator is decimated to obtain a higher resolution depending on the output ripple specifications. A block diagram and a behavioral model are presented along with simulation results. Based on 1% allowed output voltage ripple, a 8-bit ADC resolution is achieved using a reference clock frequency of 16MHz. Since the SNR of this ADC is a strong function of sampling clock frequency and carrier frequency deviation, it is easy to achieve higher accuracy (resolution) to satisfy wide range of regulation and accuracy requirements. This architecture is flexible and scalable and can fully be implemented in standard digital CMOS.

Original languageEnglish (US)
Title of host publicationConference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC
Pages346-352
Number of pages7
DOIs
StatePublished - 2008
Event2008 23rd Annual IEEE Applied Power Electronics Conference and Exposition, APEC - Austin, TX, United States
Duration: Feb 24 2008Feb 28 2008

Other

Other2008 23rd Annual IEEE Applied Power Electronics Conference and Exposition, APEC
CountryUnited States
CityAustin, TX
Period2/24/082/28/08

Fingerprint

Discriminators
Digital to analog conversion
Clocks
Feedback
Analog to digital conversion
Variable frequency oscillators
DC-DC converters
Pulse width modulation
Sampling
Specifications
Electric potential

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Ahmad, H., & Bakkaloglu, B. (2008). A DC-DC digitally controlled buck regulator utilizing first-order Σ-Δ frequency discriminators. In Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC (pp. 346-352). [4522745] https://doi.org/10.1109/APEC.2008.4522745

A DC-DC digitally controlled buck regulator utilizing first-order Σ-Δ frequency discriminators. / Ahmad, Hani; Bakkaloglu, Bertan.

Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC. 2008. p. 346-352 4522745.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ahmad, H & Bakkaloglu, B 2008, A DC-DC digitally controlled buck regulator utilizing first-order Σ-Δ frequency discriminators. in Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC., 4522745, pp. 346-352, 2008 23rd Annual IEEE Applied Power Electronics Conference and Exposition, APEC, Austin, TX, United States, 2/24/08. https://doi.org/10.1109/APEC.2008.4522745
Ahmad H, Bakkaloglu B. A DC-DC digitally controlled buck regulator utilizing first-order Σ-Δ frequency discriminators. In Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC. 2008. p. 346-352. 4522745 https://doi.org/10.1109/APEC.2008.4522745
Ahmad, Hani ; Bakkaloglu, Bertan. / A DC-DC digitally controlled buck regulator utilizing first-order Σ-Δ frequency discriminators. Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC. 2008. pp. 346-352
@inproceedings{a5ee5ac530864881addc8ca934f7db66,
title = "A DC-DC digitally controlled buck regulator utilizing first-order Σ-Δ frequency discriminators",
abstract = "This paper describes a novel feedback digitization architecture for a digitally controlled PWM DC-DC buck converter. A combination of a VCO followed by an all digital first-order Σ-Δ frequency discriminators (SDFD) is used as a feedback analog-to-digital converter (ADC). The output of the discriminator is decimated to obtain a higher resolution depending on the output ripple specifications. A block diagram and a behavioral model are presented along with simulation results. Based on 1{\%} allowed output voltage ripple, a 8-bit ADC resolution is achieved using a reference clock frequency of 16MHz. Since the SNR of this ADC is a strong function of sampling clock frequency and carrier frequency deviation, it is easy to achieve higher accuracy (resolution) to satisfy wide range of regulation and accuracy requirements. This architecture is flexible and scalable and can fully be implemented in standard digital CMOS.",
author = "Hani Ahmad and Bertan Bakkaloglu",
year = "2008",
doi = "10.1109/APEC.2008.4522745",
language = "English (US)",
isbn = "9781424418749",
pages = "346--352",
booktitle = "Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC",

}

TY - GEN

T1 - A DC-DC digitally controlled buck regulator utilizing first-order Σ-Δ frequency discriminators

AU - Ahmad, Hani

AU - Bakkaloglu, Bertan

PY - 2008

Y1 - 2008

N2 - This paper describes a novel feedback digitization architecture for a digitally controlled PWM DC-DC buck converter. A combination of a VCO followed by an all digital first-order Σ-Δ frequency discriminators (SDFD) is used as a feedback analog-to-digital converter (ADC). The output of the discriminator is decimated to obtain a higher resolution depending on the output ripple specifications. A block diagram and a behavioral model are presented along with simulation results. Based on 1% allowed output voltage ripple, a 8-bit ADC resolution is achieved using a reference clock frequency of 16MHz. Since the SNR of this ADC is a strong function of sampling clock frequency and carrier frequency deviation, it is easy to achieve higher accuracy (resolution) to satisfy wide range of regulation and accuracy requirements. This architecture is flexible and scalable and can fully be implemented in standard digital CMOS.

AB - This paper describes a novel feedback digitization architecture for a digitally controlled PWM DC-DC buck converter. A combination of a VCO followed by an all digital first-order Σ-Δ frequency discriminators (SDFD) is used as a feedback analog-to-digital converter (ADC). The output of the discriminator is decimated to obtain a higher resolution depending on the output ripple specifications. A block diagram and a behavioral model are presented along with simulation results. Based on 1% allowed output voltage ripple, a 8-bit ADC resolution is achieved using a reference clock frequency of 16MHz. Since the SNR of this ADC is a strong function of sampling clock frequency and carrier frequency deviation, it is easy to achieve higher accuracy (resolution) to satisfy wide range of regulation and accuracy requirements. This architecture is flexible and scalable and can fully be implemented in standard digital CMOS.

UR - http://www.scopus.com/inward/record.url?scp=49249133106&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=49249133106&partnerID=8YFLogxK

U2 - 10.1109/APEC.2008.4522745

DO - 10.1109/APEC.2008.4522745

M3 - Conference contribution

AN - SCOPUS:49249133106

SN - 9781424418749

SP - 346

EP - 352

BT - Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC

ER -