A component-based visual simulator for MIPS32 processors

Hessam Sarjoughian, Yu Chen, Kevin Burger

Research output: Chapter in Book/Report/Conference proceedingConference contribution

12 Scopus citations

Abstract

Processor implementation and performance analysis are fundamental in computer architecture education. A processor can be described at different abstraction levels: a black box with inputs and outputs, the composition of RT (Register-Transfer) level components, the composition of gate level components, etc. Performance of a processor is impacted by factors such as clock cycle, programs, and components' propagation delays. With the traditional text-based educational material, teaching and learning of the processor implementation is difficult. Processor simulation offers an effective way for education through dynamic visualization and flexible experimentation. This paper presents a MIPS32 Processor Simulator that models the single-cycle, multi-cycle, and pipeline processors described in the classic textbook, "Computer Organization and Design: The Hardware/Software Interface" written by Patterson and Hennessy. The Simulator is developed in DEVSJAVA simulator, a realization of the Discrete Event System Specification with support for modeling parallel, hierarchical, and component-based systems. This simulator provides animation at RT-level during instruction execution, collects performance data (including cycle count, execution time, and instruction count), allows viewing components at desired abstraction levels, and is platform independent. The simulator can also be easily extended/reused to develop other processor types. Existing MIPS processor simulators do not provide sufficient support for the above mentioned features.

Original languageEnglish (US)
Title of host publicationProceedings - Frontiers in Education Conference, FIE
DOIs
StatePublished - 2008
Event38th ASEE/IEEE Frontiers in Education Conference, FIE 2008 - Saratoga Springs, NY, United States
Duration: Oct 22 2008Oct 25 2008

Other

Other38th ASEE/IEEE Frontiers in Education Conference, FIE 2008
CountryUnited States
CitySaratoga Springs, NY
Period10/22/0810/25/08

Keywords

  • Computer architecture education
  • DEVS
  • Discrete Event simulation
  • MIPS processor simulation

ASJC Scopus subject areas

  • Computer Science Applications
  • Software
  • Education

Fingerprint Dive into the research topics of 'A component-based visual simulator for MIPS32 processors'. Together they form a unique fingerprint.

  • Cite this

    Sarjoughian, H., Chen, Y., & Burger, K. (2008). A component-based visual simulator for MIPS32 processors. In Proceedings - Frontiers in Education Conference, FIE [4720408] https://doi.org/10.1109/FIE.2008.4720408