A Compiler-Microarchitecture Hybrid Approach to Soft Error Reduction for Register Files

Jongeun Lee, Aviral Shrivastava

Research output: Contribution to journalArticle

19 Citations (Scopus)

Abstract

For embedded systems, where neither energy nor reliability can be easily sacrificed, this paper presents an energy efficient soft error protection scheme for register files (RFs). Unlike previous approaches, the proposed method explicitly optimizes for energy efficiency and can exploit the fundamental tradeoff between reliability and energy. While even simple compiler-managed RF protection scheme can be more energy efficient than hardware schemes, this paper formulates and solves further compiler optimization problems to significantly enhance the energy efficiency of RF protection schemes by an additional 30% on average, as demonstrated in our experiments on a number of embedded application benchmarks.

Original languageEnglish (US)
Pages (from-to)1018-1027
Number of pages10
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume29
Issue number7
DOIs
StatePublished - 2010

Fingerprint

Energy efficiency
Embedded systems
Hardware
Experiments

Keywords

  • Compiler-architecture hybrid
  • embedded processor design
  • energy
  • partially protected register file (PPRF)
  • register file vulnerability (RFV)
  • reliability

ASJC Scopus subject areas

  • Software
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

@article{945296f6417744ccbad3b39a06f8b5dc,
title = "A Compiler-Microarchitecture Hybrid Approach to Soft Error Reduction for Register Files",
abstract = "For embedded systems, where neither energy nor reliability can be easily sacrificed, this paper presents an energy efficient soft error protection scheme for register files (RFs). Unlike previous approaches, the proposed method explicitly optimizes for energy efficiency and can exploit the fundamental tradeoff between reliability and energy. While even simple compiler-managed RF protection scheme can be more energy efficient than hardware schemes, this paper formulates and solves further compiler optimization problems to significantly enhance the energy efficiency of RF protection schemes by an additional 30{\%} on average, as demonstrated in our experiments on a number of embedded application benchmarks.",
keywords = "Compiler-architecture hybrid, embedded processor design, energy, partially protected register file (PPRF), register file vulnerability (RFV), reliability",
author = "Jongeun Lee and Aviral Shrivastava",
year = "2010",
doi = "10.1109/TCAD.2010.2049050",
language = "English (US)",
volume = "29",
pages = "1018--1027",
journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
issn = "0278-0070",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "7",

}

TY - JOUR

T1 - A Compiler-Microarchitecture Hybrid Approach to Soft Error Reduction for Register Files

AU - Lee, Jongeun

AU - Shrivastava, Aviral

PY - 2010

Y1 - 2010

N2 - For embedded systems, where neither energy nor reliability can be easily sacrificed, this paper presents an energy efficient soft error protection scheme for register files (RFs). Unlike previous approaches, the proposed method explicitly optimizes for energy efficiency and can exploit the fundamental tradeoff between reliability and energy. While even simple compiler-managed RF protection scheme can be more energy efficient than hardware schemes, this paper formulates and solves further compiler optimization problems to significantly enhance the energy efficiency of RF protection schemes by an additional 30% on average, as demonstrated in our experiments on a number of embedded application benchmarks.

AB - For embedded systems, where neither energy nor reliability can be easily sacrificed, this paper presents an energy efficient soft error protection scheme for register files (RFs). Unlike previous approaches, the proposed method explicitly optimizes for energy efficiency and can exploit the fundamental tradeoff between reliability and energy. While even simple compiler-managed RF protection scheme can be more energy efficient than hardware schemes, this paper formulates and solves further compiler optimization problems to significantly enhance the energy efficiency of RF protection schemes by an additional 30% on average, as demonstrated in our experiments on a number of embedded application benchmarks.

KW - Compiler-architecture hybrid

KW - embedded processor design

KW - energy

KW - partially protected register file (PPRF)

KW - register file vulnerability (RFV)

KW - reliability

UR - http://www.scopus.com/inward/record.url?scp=85008014183&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85008014183&partnerID=8YFLogxK

U2 - 10.1109/TCAD.2010.2049050

DO - 10.1109/TCAD.2010.2049050

M3 - Article

VL - 29

SP - 1018

EP - 1027

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

SN - 0278-0070

IS - 7

ER -