Abstract
A comparator-based rail clamp for handling electrostatic discharge (ESD) events is presented. The new circuit technique allows the use of a time constant that can be much smaller than a traditional RC and inverter-based clamp. The new clamp is more area-efficient and dissipates ESD events with little residual energy. The design is able to support applications with power-ON time slower than 4μs, is immune to latch-ON, and recovers very quickly if falsely triggered. Experimental results and performance comparisons with the traditional circuit are presented.
Original language | English (US) |
---|---|
Article number | 7163348 |
Pages (from-to) | 1493-1502 |
Number of pages | 10 |
Journal | IEEE Transactions on Very Large Scale Integration (VLSI) Systems |
Volume | 24 |
Issue number | 4 |
DOIs | |
State | Published - Apr 2016 |
Keywords
- CMOS integrated circuits
- ESD protection design
- electrostatic discharge (ESD)
- rail clamp
ASJC Scopus subject areas
- Software
- Hardware and Architecture
- Electrical and Electronic Engineering