A CMOS low noise, chopper stabilized low-dropout regulator with current-mode feedback error amplifier

Wonseok Oh, Bertan Bakkaloglu, Chris Wang, Siew K. Hoon

Research output: Contribution to journalArticle

26 Citations (Scopus)

Abstract

Low 1/f noise, low-dropout (LDO) regulators are becoming critical for the supply regulation of deep-submicron analog baseband and RF system-on-chip designs. A low-noise, high accuracy LDO regulator (LN-LDO) utilizing a chopper stabilized error amplifier is presented. In order to achieve fast response during load transients, a current-mode feedback amplifier (CFA) is designed as a second stage driving the regulation FET. In order to reduce clock feed-through and 1/f noise accumulation at the chopping frequency, a first-order digital ΣΔ noise-shaper is used for chopping clock spectral spreading. With up to 1 MHz noise-shaped modulation clock, the LN-LDO achieves a noise spectral density of 32 nV/√Hz and a PSR of 38 dB at 100 kHz. The proposed LDO is shown to reduce the phase noise of an integrated 32 MHz temperature compensated crystal oscillator (TCXO) at 10 kHz offset by 15 dB. Due to reduced 1/f noise requirements, the error amplifier silicon area is reduced by 75%, and the overall regulator area is reduced by 50% with respect to an equivalent noise static regulator. The current-mode feedback second stage buffer reduces regulator settling time by 60% in comparison to an equivalent power consumption voltage mode buffer, achieving 0.6 μs settling time for a 25-mA load step. The LN-LDO is designed and fabricated on a 0.25 μm CMOS process with five layers of metal, occupying 0.88 mm2.

Original languageEnglish (US)
Pages (from-to)3006-3015
Number of pages10
JournalIEEE Transactions on Circuits and Systems I: Regular Papers
Volume55
Issue number10
DOIs
StatePublished - 2008

Fingerprint

Clocks
Feedback
Feedback amplifiers
Crystal oscillators
Spectral density
Phase noise
Field effect transistors
Electric power utilization
Modulation
Silicon
Electric potential
Metals
Temperature
System-on-chip

Keywords

  • Chopper stabilization
  • Current feedback amplifier
  • Low-dropout regulators
  • Power supply rejection

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

A CMOS low noise, chopper stabilized low-dropout regulator with current-mode feedback error amplifier. / Oh, Wonseok; Bakkaloglu, Bertan; Wang, Chris; Hoon, Siew K.

In: IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 55, No. 10, 2008, p. 3006-3015.

Research output: Contribution to journalArticle

@article{8f31b37293774d678d61d07f557aeea5,
title = "A CMOS low noise, chopper stabilized low-dropout regulator with current-mode feedback error amplifier",
abstract = "Low 1/f noise, low-dropout (LDO) regulators are becoming critical for the supply regulation of deep-submicron analog baseband and RF system-on-chip designs. A low-noise, high accuracy LDO regulator (LN-LDO) utilizing a chopper stabilized error amplifier is presented. In order to achieve fast response during load transients, a current-mode feedback amplifier (CFA) is designed as a second stage driving the regulation FET. In order to reduce clock feed-through and 1/f noise accumulation at the chopping frequency, a first-order digital ΣΔ noise-shaper is used for chopping clock spectral spreading. With up to 1 MHz noise-shaped modulation clock, the LN-LDO achieves a noise spectral density of 32 nV/√Hz and a PSR of 38 dB at 100 kHz. The proposed LDO is shown to reduce the phase noise of an integrated 32 MHz temperature compensated crystal oscillator (TCXO) at 10 kHz offset by 15 dB. Due to reduced 1/f noise requirements, the error amplifier silicon area is reduced by 75{\%}, and the overall regulator area is reduced by 50{\%} with respect to an equivalent noise static regulator. The current-mode feedback second stage buffer reduces regulator settling time by 60{\%} in comparison to an equivalent power consumption voltage mode buffer, achieving 0.6 μs settling time for a 25-mA load step. The LN-LDO is designed and fabricated on a 0.25 μm CMOS process with five layers of metal, occupying 0.88 mm2.",
keywords = "Chopper stabilization, Current feedback amplifier, Low-dropout regulators, Power supply rejection",
author = "Wonseok Oh and Bertan Bakkaloglu and Chris Wang and Hoon, {Siew K.}",
year = "2008",
doi = "10.1109/TCSI.2008.923278",
language = "English (US)",
volume = "55",
pages = "3006--3015",
journal = "IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications",
issn = "1549-8328",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "10",

}

TY - JOUR

T1 - A CMOS low noise, chopper stabilized low-dropout regulator with current-mode feedback error amplifier

AU - Oh, Wonseok

AU - Bakkaloglu, Bertan

AU - Wang, Chris

AU - Hoon, Siew K.

PY - 2008

Y1 - 2008

N2 - Low 1/f noise, low-dropout (LDO) regulators are becoming critical for the supply regulation of deep-submicron analog baseband and RF system-on-chip designs. A low-noise, high accuracy LDO regulator (LN-LDO) utilizing a chopper stabilized error amplifier is presented. In order to achieve fast response during load transients, a current-mode feedback amplifier (CFA) is designed as a second stage driving the regulation FET. In order to reduce clock feed-through and 1/f noise accumulation at the chopping frequency, a first-order digital ΣΔ noise-shaper is used for chopping clock spectral spreading. With up to 1 MHz noise-shaped modulation clock, the LN-LDO achieves a noise spectral density of 32 nV/√Hz and a PSR of 38 dB at 100 kHz. The proposed LDO is shown to reduce the phase noise of an integrated 32 MHz temperature compensated crystal oscillator (TCXO) at 10 kHz offset by 15 dB. Due to reduced 1/f noise requirements, the error amplifier silicon area is reduced by 75%, and the overall regulator area is reduced by 50% with respect to an equivalent noise static regulator. The current-mode feedback second stage buffer reduces regulator settling time by 60% in comparison to an equivalent power consumption voltage mode buffer, achieving 0.6 μs settling time for a 25-mA load step. The LN-LDO is designed and fabricated on a 0.25 μm CMOS process with five layers of metal, occupying 0.88 mm2.

AB - Low 1/f noise, low-dropout (LDO) regulators are becoming critical for the supply regulation of deep-submicron analog baseband and RF system-on-chip designs. A low-noise, high accuracy LDO regulator (LN-LDO) utilizing a chopper stabilized error amplifier is presented. In order to achieve fast response during load transients, a current-mode feedback amplifier (CFA) is designed as a second stage driving the regulation FET. In order to reduce clock feed-through and 1/f noise accumulation at the chopping frequency, a first-order digital ΣΔ noise-shaper is used for chopping clock spectral spreading. With up to 1 MHz noise-shaped modulation clock, the LN-LDO achieves a noise spectral density of 32 nV/√Hz and a PSR of 38 dB at 100 kHz. The proposed LDO is shown to reduce the phase noise of an integrated 32 MHz temperature compensated crystal oscillator (TCXO) at 10 kHz offset by 15 dB. Due to reduced 1/f noise requirements, the error amplifier silicon area is reduced by 75%, and the overall regulator area is reduced by 50% with respect to an equivalent noise static regulator. The current-mode feedback second stage buffer reduces regulator settling time by 60% in comparison to an equivalent power consumption voltage mode buffer, achieving 0.6 μs settling time for a 25-mA load step. The LN-LDO is designed and fabricated on a 0.25 μm CMOS process with five layers of metal, occupying 0.88 mm2.

KW - Chopper stabilization

KW - Current feedback amplifier

KW - Low-dropout regulators

KW - Power supply rejection

UR - http://www.scopus.com/inward/record.url?scp=57149135756&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=57149135756&partnerID=8YFLogxK

U2 - 10.1109/TCSI.2008.923278

DO - 10.1109/TCSI.2008.923278

M3 - Article

AN - SCOPUS:57149135756

VL - 55

SP - 3006

EP - 3015

JO - IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

JF - IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

SN - 1549-8328

IS - 10

ER -