TY - GEN
T1 - A 90nm CMOS 5GHz ring oscillator PLL with delay-discriminator based active phase noise cancellation
AU - Min, Seungkee
AU - Copani, Tino
AU - Kiaei, Sayfe
AU - Bakkaloglu, Bertan
PY - 2012/9/28
Y1 - 2012/9/28
N2 - Ring-oscillators provide a low-cost digital VCO solution in fully integrated PLLs, but due to their supply noise sensitivity and high noise floor, their applications have been limited. A fully integrated feed-forward, delay-discriminator based adaptive noise-cancellation architecture that improves phase noise characteristic of ring-oscillators outside the PLL bandwidth is presented. Proposed technique can improve the phase noise in an arbitrary offset frequency and bandwidth, and it is insensitive to process and temperature variations. The proposed cancellation loop suppresses the phase noise at 1 MHz offset by 12.5dB and reference spur by 13dB, with 3.7mA power consumption. The measured phase noise at 1 MHz offset is -105 dBc/Hz. The proposed PLL is fabricated in 90 nm CMOS with current consumption of 24.7 mA with the cancellation technique enabled from a voltage supply of 1.2 V.
AB - Ring-oscillators provide a low-cost digital VCO solution in fully integrated PLLs, but due to their supply noise sensitivity and high noise floor, their applications have been limited. A fully integrated feed-forward, delay-discriminator based adaptive noise-cancellation architecture that improves phase noise characteristic of ring-oscillators outside the PLL bandwidth is presented. Proposed technique can improve the phase noise in an arbitrary offset frequency and bandwidth, and it is insensitive to process and temperature variations. The proposed cancellation loop suppresses the phase noise at 1 MHz offset by 12.5dB and reference spur by 13dB, with 3.7mA power consumption. The measured phase noise at 1 MHz offset is -105 dBc/Hz. The proposed PLL is fabricated in 90 nm CMOS with current consumption of 24.7 mA with the cancellation technique enabled from a voltage supply of 1.2 V.
KW - Delay-discriminator
KW - frequency synthesizer
KW - phase-locked loop (PLL)
KW - ring oscillator VCO
UR - http://www.scopus.com/inward/record.url?scp=84866634371&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84866634371&partnerID=8YFLogxK
U2 - 10.1109/RFIC.2012.6242257
DO - 10.1109/RFIC.2012.6242257
M3 - Conference contribution
AN - SCOPUS:84866634371
SN - 9781467304146
T3 - Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium
SP - 173
EP - 176
BT - 2012 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2012 - Digest of Papers
T2 - 2012 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2012
Y2 - 17 June 2012 through 19 June 2012
ER -