A 700-μ A 405-MHz all-digital fractional-N frequency-locked loop for ISM band applications

Waleed Khalil, Sridhar Shashidharan, Tino Copani, Sudipto Chakraborty, Sayfe Kiaei, Bertan Bakkaloglu

Research output: Contribution to journalArticle

28 Citations (Scopus)

Abstract

Several wireless biomedical transceivers, including medical implants communication systems (MICSs), require ultra-low-power low-complexity frequency synthesizers. This paper presents an all-digital frequency-locked loop (ADFLL)-based frequency synthesizer with a built-in frequency-shift keying modulator for MICS and industrialscientificmedical band applications. Unlike all-digital phase-locked loops that rely on a power-hungry time to digital converter, the proposed ADFLL employs a high-resolution single-bit Σ Δ frequency discriminator in the feedback path and a noise-cancelling Σ Δ phase-accumulator-based frequency controller in the reference path, achieving fractional resolution with low power consumption. The loop compensation is implemented digitally using an infinite impulse response filter followed by a digital-intensive current-steering DAC driving a ring-oscillator-based voltage-controlled oscillator. The ADFLL achieves 9.5-Hz frequency resolution, spanning the ISM 400410-MHz band. A worst case near-integer spur of -62 dBc and a phase noise of -83 dBc/Hz at 300-kHz offset are measured. The ADFLL is fabricated on a 0.18-μm CMOS process, occupying a 0.14-mm2 die area, with a quiescent current consumption of 700 μ A.

Original languageEnglish (US)
Article number5737781
Pages (from-to)1319-1326
Number of pages8
JournalIEEE Transactions on Microwave Theory and Techniques
Volume59
Issue number5
DOIs
StatePublished - May 2011

Fingerprint

Frequency synthesizers
Phase noise
Communication systems
IIR filters
Frequency shift keying
Discriminators
Variable frequency oscillators
Phase locked loops
Transceivers
Modulators
frequency synthesizers
Electric power utilization
Feedback
Controllers
telecommunication
frequency discriminators
frequency shift keying
voltage controlled oscillators
transmitter receivers
accumulators

Keywords

  • Σ Δ phase-locked loops (PLLs)
  • All-digital frequency-locked loops (ADFLLs)
  • frequency-locked loops (FLLs)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Condensed Matter Physics
  • Radiation

Cite this

A 700-μ A 405-MHz all-digital fractional-N frequency-locked loop for ISM band applications. / Khalil, Waleed; Shashidharan, Sridhar; Copani, Tino; Chakraborty, Sudipto; Kiaei, Sayfe; Bakkaloglu, Bertan.

In: IEEE Transactions on Microwave Theory and Techniques, Vol. 59, No. 5, 5737781, 05.2011, p. 1319-1326.

Research output: Contribution to journalArticle

Khalil, Waleed ; Shashidharan, Sridhar ; Copani, Tino ; Chakraborty, Sudipto ; Kiaei, Sayfe ; Bakkaloglu, Bertan. / A 700-μ A 405-MHz all-digital fractional-N frequency-locked loop for ISM band applications. In: IEEE Transactions on Microwave Theory and Techniques. 2011 ; Vol. 59, No. 5. pp. 1319-1326.
@article{bfb67a321d50456aaba89c7ee845b02a,
title = "A 700-μ A 405-MHz all-digital fractional-N frequency-locked loop for ISM band applications",
abstract = "Several wireless biomedical transceivers, including medical implants communication systems (MICSs), require ultra-low-power low-complexity frequency synthesizers. This paper presents an all-digital frequency-locked loop (ADFLL)-based frequency synthesizer with a built-in frequency-shift keying modulator for MICS and industrialscientificmedical band applications. Unlike all-digital phase-locked loops that rely on a power-hungry time to digital converter, the proposed ADFLL employs a high-resolution single-bit Σ Δ frequency discriminator in the feedback path and a noise-cancelling Σ Δ phase-accumulator-based frequency controller in the reference path, achieving fractional resolution with low power consumption. The loop compensation is implemented digitally using an infinite impulse response filter followed by a digital-intensive current-steering DAC driving a ring-oscillator-based voltage-controlled oscillator. The ADFLL achieves 9.5-Hz frequency resolution, spanning the ISM 400410-MHz band. A worst case near-integer spur of -62 dBc and a phase noise of -83 dBc/Hz at 300-kHz offset are measured. The ADFLL is fabricated on a 0.18-μm CMOS process, occupying a 0.14-mm2 die area, with a quiescent current consumption of 700 μ A.",
keywords = "Σ Δ phase-locked loops (PLLs), All-digital frequency-locked loops (ADFLLs), frequency-locked loops (FLLs)",
author = "Waleed Khalil and Sridhar Shashidharan and Tino Copani and Sudipto Chakraborty and Sayfe Kiaei and Bertan Bakkaloglu",
year = "2011",
month = "5",
doi = "10.1109/TMTT.2011.2114897",
language = "English (US)",
volume = "59",
pages = "1319--1326",
journal = "IEEE Transactions on Microwave Theory and Techniques",
issn = "0018-9480",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "5",

}

TY - JOUR

T1 - A 700-μ A 405-MHz all-digital fractional-N frequency-locked loop for ISM band applications

AU - Khalil, Waleed

AU - Shashidharan, Sridhar

AU - Copani, Tino

AU - Chakraborty, Sudipto

AU - Kiaei, Sayfe

AU - Bakkaloglu, Bertan

PY - 2011/5

Y1 - 2011/5

N2 - Several wireless biomedical transceivers, including medical implants communication systems (MICSs), require ultra-low-power low-complexity frequency synthesizers. This paper presents an all-digital frequency-locked loop (ADFLL)-based frequency synthesizer with a built-in frequency-shift keying modulator for MICS and industrialscientificmedical band applications. Unlike all-digital phase-locked loops that rely on a power-hungry time to digital converter, the proposed ADFLL employs a high-resolution single-bit Σ Δ frequency discriminator in the feedback path and a noise-cancelling Σ Δ phase-accumulator-based frequency controller in the reference path, achieving fractional resolution with low power consumption. The loop compensation is implemented digitally using an infinite impulse response filter followed by a digital-intensive current-steering DAC driving a ring-oscillator-based voltage-controlled oscillator. The ADFLL achieves 9.5-Hz frequency resolution, spanning the ISM 400410-MHz band. A worst case near-integer spur of -62 dBc and a phase noise of -83 dBc/Hz at 300-kHz offset are measured. The ADFLL is fabricated on a 0.18-μm CMOS process, occupying a 0.14-mm2 die area, with a quiescent current consumption of 700 μ A.

AB - Several wireless biomedical transceivers, including medical implants communication systems (MICSs), require ultra-low-power low-complexity frequency synthesizers. This paper presents an all-digital frequency-locked loop (ADFLL)-based frequency synthesizer with a built-in frequency-shift keying modulator for MICS and industrialscientificmedical band applications. Unlike all-digital phase-locked loops that rely on a power-hungry time to digital converter, the proposed ADFLL employs a high-resolution single-bit Σ Δ frequency discriminator in the feedback path and a noise-cancelling Σ Δ phase-accumulator-based frequency controller in the reference path, achieving fractional resolution with low power consumption. The loop compensation is implemented digitally using an infinite impulse response filter followed by a digital-intensive current-steering DAC driving a ring-oscillator-based voltage-controlled oscillator. The ADFLL achieves 9.5-Hz frequency resolution, spanning the ISM 400410-MHz band. A worst case near-integer spur of -62 dBc and a phase noise of -83 dBc/Hz at 300-kHz offset are measured. The ADFLL is fabricated on a 0.18-μm CMOS process, occupying a 0.14-mm2 die area, with a quiescent current consumption of 700 μ A.

KW - Σ Δ phase-locked loops (PLLs)

KW - All-digital frequency-locked loops (ADFLLs)

KW - frequency-locked loops (FLLs)

UR - http://www.scopus.com/inward/record.url?scp=79955944077&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79955944077&partnerID=8YFLogxK

U2 - 10.1109/TMTT.2011.2114897

DO - 10.1109/TMTT.2011.2114897

M3 - Article

AN - SCOPUS:79955944077

VL - 59

SP - 1319

EP - 1326

JO - IEEE Transactions on Microwave Theory and Techniques

JF - IEEE Transactions on Microwave Theory and Techniques

SN - 0018-9480

IS - 5

M1 - 5737781

ER -