A 10b 50MS/s opamp-sharing pipeline A/D with current-reuse OTAs

K. Chandrashekar, Bertan Bakkaloglu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Scopus citations

Abstract

A 10b opamp-sharing pipeline A/D using current-reuse OTAs is presented. The current-reuse OTA, with two NMOS differential inputs operating in opposite phases, facilitates opamp-sharing between consecutive stages, minimizing power consumption. Constant transistor biasing ensures no loss of settling time from power-on delays. The A/D is fabricated in a 0.18μm CMOS process and occupies active area of 0.7mm2. At 50MS/s, maximum SNDR of 58dB (ENOB=9.3b) is obtained with 9.2mW analog power consumption on a 1.8V supply.

Original languageEnglish (US)
Title of host publication2009 IEEE Custom Integrated Circuits Conference, CICC '09
Pages263-266
Number of pages4
DOIs
StatePublished - 2009
Event2009 IEEE Custom Integrated Circuits Conference, CICC '09 - San Jose, CA, United States
Duration: Sep 13 2009Sep 16 2009

Publication series

NameProceedings of the Custom Integrated Circuits Conference
ISSN (Print)0886-5930

Other

Other2009 IEEE Custom Integrated Circuits Conference, CICC '09
Country/TerritoryUnited States
CitySan Jose, CA
Period9/13/099/16/09

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'A 10b 50MS/s opamp-sharing pipeline A/D with current-reuse OTAs'. Together they form a unique fingerprint.

Cite this