2nd-Order VCO-based CT ΔΣ ADC architecture

Vaishak Prathap, Sanjeev Tannirkulam Chandrasekaran, Arindam Sanyal

Research output: Chapter in Book/Report/Conference proceedingConference contribution

9 Scopus citations

Abstract

This paper proposes a novel architecture for purely voltage controlled oscillator (VCO) based continuous-time (CT) second-order ΔΣ analog-to-digital converter (ADC) without using bulky, passive components. The proposed technique does not require any VCO nonlinearity calibration and is robust against excess loop delay and static and dynamic errors in the multi-element digital-to-analog converter (DAC). Behavioral simulations have been performed to validate the proposed architecture.

Original languageEnglish (US)
Title of host publication2017 IEEE 60th International Midwest Symposium on Circuits and Systems, MWSCAS 2017
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages687-690
Number of pages4
ISBN (Electronic)9781509063895
DOIs
StatePublished - Sep 27 2017
Externally publishedYes
Event60th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2017 - Boston, United States
Duration: Aug 6 2017Aug 9 2017

Publication series

NameMidwest Symposium on Circuits and Systems
Volume2017-August
ISSN (Print)1548-3746

Other

Other60th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2017
Country/TerritoryUnited States
CityBoston
Period8/6/178/9/17

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of '2<sup>nd</sup>-Order VCO-based CT ΔΣ ADC architecture'. Together they form a unique fingerprint.

Cite this