Yu Cao

Professor

Assistant Professor, IAFSE-ECEE: Electrical Engineering
Professor, Knowledge Enterprise Development, Office of (OKED)
Professor, IAFSE-ECEE: Connection One (C1)
Professor, Engineering, Ira A. Fulton Schools of (IAFSE)
Associate Professor, IAFSE-CIDSE: Embedded Systems, Consortium for (CES)

7875 Citations
42 h-Index

If you made any changes in Pure, your changes will be visible here soon.

Personal profile

Education/Academic qualification

PHD, University of California-Berkeley

… → 2002

MA, University of California-Berkeley

… → 1999

BS, Peking University

… → 1996

Fingerprint Dive into the research topics where Yu Cao is active. These topic labels come from the works of this person. Together they form a unique fingerprint.

22 Similar Profiles

Networks (circuits) Engineering & Materials Science

Aging of materials Engineering & Materials Science

Transistors Engineering & Materials Science

Degradation Engineering & Materials Science

Data storage equipment Engineering & Materials Science

Electric potential Engineering & Materials Science

Circuit simulation Engineering & Materials Science

Digital circuits Engineering & Materials Science

Network Recent external collaboration on country level. Dive into details by clicking on the dots.

Research Output 1999 2019

7875 Citations
42 h-Index
171 Conference contribution
103 Article
8 Chapter
3 Editorial
6 More

A 1.06-μW Smart ECG Processor in 65-nm CMOS for Real-Time Biometric Authentication and Personal Cardiac Monitoring

Yin, S., Kim, M., Kadetotad, D., Liu, Y., Bae, C., Kim, S. J., Cao, Y. & Seo, J., Aug 1 2019, In : IEEE Journal of Solid-State Circuits. 54, 8, p. 2316-2326 11 p., 8713394.

Research output: Contribution to journal › Article

Biometrics

Electrocardiography

Authentication

Monitoring

Neural networks

A Real-Time 17-Scale Object Detection Accelerator with Adaptive 2000-Stage Classification in 65 nm CMOS

Kim, M., Mohanty, A., Kadetotad, D., Wei, L., He, X., Cao, Y. & Seo, J. S., Oct 2019, In : IEEE Transactions on Circuits and Systems I: Regular Papers. 66, 10, p. 3843-3853 11 p., 8741167.

Research output: Contribution to journal › Article

Natural language processing systems

CMOS integrated circuits

Object recognition

Learning algorithms

Particle accelerators

Corrigendum: Large-scale neuromorphic spiking array processors: A quest to mimic the brain (Frontiers in Neuroscience (2018) 12 (891) DOI: 10.3389/fnins.2018.00891)

Thakur, C. S., Molin, J. L., Cauwenberghs, G., Indiveri, G., Kumar, K., Qiao, N., Schemmel, J., Wang, R., Chicca, E., Hasler, J. O., Seo, J., Yu, S., Cao, Y., Van Schaik, A. & Etienne-Cummings, R., Jan 1 2019, In : Frontiers in Neuroscience. 13, JAN, 991.

Research output: Contribution to journal › Comment/debate

Open Access

Neurosciences

Neurons

Neuronal Plasticity

Brain

corrigendum

Efficient Network Construction through Structural Plasticity

Du, X., Li, Z., Ma, Y. & Cao, Y., Jan 1 2019, (Accepted/In press) In : IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

Research output: Contribution to journal › Article

Plasticity

Redundancy

Hardware

Dynamic random access storage

Parameterization

Towards efficient neural networks on-a-chip: Joint hardware-algorithm approaches

Du, X., Krishnan, G., Mohanty, A., Li, Z., Charan, G. & Cao, Y., Mar 1 2019, China Semiconductor Technology International Conference 2019, CSTIC 2019. Lin, Q., Lai, K., Claeys, C., Liang, S., Song, P., Yu, W., Wu, H., Qu, X., Lung, H-L., Huang, R., Guo, Z. & Zhang, Y. (eds.). Institute of Electrical and Electronics Engineers Inc., 8755608. (China Semiconductor Technology International Conference 2019, CSTIC 2019).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

hardware

chips

Neural networks

Hardware

Data storage equipment